Milestones:IEEE Milestones Program and Milestones:IBM Thomas J. Watson Research Center, 1960 - 1984: Difference between pages

From ETHW
(Difference between pages)
No edit summary
 
No edit summary
 
Line 1: Line 1:
== IEEE Milestones in Electrical Engineering and Computing ==
== IBM Thomas J. Watson Research Center, 1960 - 1984 ==


'''Program Guidelines: '''IEEE Milestones in Electrical Engineering and Computing is a program of the IEEE History Committee administered through the IEEE History Center to honor significant achievements in electrical, electronic, and computer engineering and the associated sciences. Milestones recognize the technological innovation and excellence for the benefit of humanity found in unique products, services, seminal papers and patents. Milestones are proposed, nominated, and sponsored by an IEEE Organizational Unit (OU)—such as an IEEE section, society or chapter. After recommendation by the IEEE History Committee and approval by the IEEE Executive Committee, a bronze plaque commemorating the achievement is placed at an appropriate site with an accompanying dedication ceremony. The program is administered for the IEEE History Committee by the IEEE History Center.  
<p>''In its first quarter century, the IBM Thomas J. Watson Research Center produced numerous seminal advances having sustained worldwide impact in electrical engineering and computing. Semiconductor device innovations include dynamic random access memory (DRAM), superlattice crystals, and field effect transistor (FET) scaling laws. Computing innovations include reduced instruction set computer (RISC) architecture, integer programming, amorphous magnetic films for optical storage technology, and thin-film magnetic recording heads.'' </p>


IEEE established the Milestones Program in 1983 in conjunction with the 1984 Centennial Celebration to recognize the achievements of the Century of Giants who formed the profession and technologies represented by IEEE.  
<p>When IBM management decided to create a research organization that was independent of product development, the Watson Research Center was constructed as the headquarters for IBM Research. Throughout its first 25 years of operation, Watson Research Center employees have produced groundbreaking and enduring contributions to information technology, most notably through semiconductor device and computing innovations. </p>


Each milestone recognizes a significant achievement that occurred at least twenty-five years ago in an area of technology represented in IEEE and having at least regional impact. To date, more than seventy-five Milestones have been approved and dedicated around the world. A list of the current Milestones is available.
<p>Seven of these achievements are especially noteworthy as watershed advances with sustained worldwide impact. Breakthrough innovations in semiconducting devices are dynamic random access memory (DRAM), superlattice crystals, and field effect transistor (FET) scaling laws. Breakthrough innovations in computing are reduced instruction set computer (RISC) architecture, integer programming, amorphous magnetic films for optical storage technology, and thin-film magnetic recording heads. No other corporate research institution has produced so many important advances in electrical engineering and computing that contributed to both the technical community and the business success of its parent corporation.&nbsp; </p>


'''Milestone Submission and Evaluation Process<br>'''Proposed milestones are submitted through the IEEE History Center to the IEEE History Committee. A member of the IEEE History Committee is assigned as an advocate for the proposed milestone. The advocate is available to guide the nominators in preparing the documentation supporting the authenticity of the proposed milestone. The IEEE History Committee is responsible for evaluating the proposed milestone, and if appropriate, recommending approval by the IEEE Executive Committee.
<p>These seven noteworthy technical achievements are described in more detail below, including lists of:</p>


Approval of a milestone is a two-step process with a milestone proposal followed by a nomination. The time for the submission and evaluation process depends on the completeness of the documentation supporting the authentication of the proposed milestone. Typically the time from submission of the initial proposal to the dedication of the milestone is between nine and fifteen months.  
<p>1. '''Semiconductor dynamic random access memory (DRAM)''' - the invention of the basic one-transistor dynamic memory cell used worldwide in virtually all modern computers. One-transistor DRAM became the standard of the industry for RAM and enabled the microcomputer revolution. </p>


'''1. Submit proposal:''' An IEEE OU, such as a Section, Society, or Chapter, is encouraged to submit a proposal for a milestone using the two-step milestone evaluation and approval process. The first step is to submit an initial proposal using the IEEE MILESTONES IN ELECTRICAL ENGINEERING AND COMPUTING PROPOSAL FORM available at the end of these guidelines.
<p>Major IEEE and other awards recognizing this achievement: </p>


'''2. Review of Proposal:''' Within one month of receiving the proposal, the Milestones Coordinator of the IEEE History Committee will appoint a member of the History Committee as the advocate of the proposed milestone. The milestone coordinator and the advocate will review the initial proposal to determine the potential significance of the proposed milestone. The milestones administrator [staff] shall convey the decision to either invite the submission of a detailed proposal with documentation supporting the nomination of the Milestone or the decision to decline the proposed Milestone to the proposers.
*1982 IEEE Cledo Brunetti Award - Robert Dennard
*1988 National Medal of Technology - Robert Dennard
*1997 Inductee into the National Inventors Hall of Fame - Robert Dennard
*2001 IEEE Edison Medal - Robert Dennard
*2009 IEEE Medal of Honor – Robert Dennard
*2009 NAE Draper Prize – Robert Dennard


'''3. Proposal:''' If the review of the proposal results in the decision to invite the proposing OU(s) to submit a detailed proposal, the milestones administrator will provide the full nomination form to the proposing OU(s). The advocate and the milestone administrator shall assist the proposing OU(s) in the completion of the nomination.
<p>Major reference documenting this achievement: </p>


Material supporting the nomination shall be submitted in electronic form, either in English, or shall be accompanied by an English translation. The materials shall be detailed, with appropriate references. If the nomination is approved, the documentation shall be preserved in a database available to a broad range of potentially interested parties.
*US Patent 3,387,286, “Field-Effect Transistor Memory,” filed in 1967, issued in 1968


The Milestone Nomination Form includes the submission of a draft citation of not more than seventy-five words describing the achievement to be recognized. The IEEE History Committee may choose to modify the citation. If the IEEE History Committee modifies the citation, the new version of the citation shall be sent to the nominators for comment on the changes. The History Committee has the final decision on the wording of the citation to be recommended for approval to the IEEE Executive Committee. The approved citation will be inscribed on the bronze plaque.  
<p>2. '''Semiconductor superlattice (multiple-quantum-well) crystals '''- the semiconductor superlattice is a man-made single-crystal with a periodic one-dimensional structural modification, produced by modulating either the alloy composition or impurity density during thin-film crystal growth. Such structures result in HEMT (high electron mobility transistor effect) transistors, high speed transistors now widely used in wireless telecommunications; room temperature, continuous wave, semiconductor lasers and photo-detectors now used in optical communications; and GMR (giant magnetoresistance) superlattice structures with very high sensitivity, now used for read heads in magnetic recording. </p>


'''4. Time Limit for Submission:''' The nomination for a milestone must be submitted to the IEEE History Center within six months of the issue of the invitation.
<p>Major IEEE and other awards recognizing this achievement: </p>


'''5. Review of the Nomination:''' Within three months of receipt of the milestone nomination the advocate shall complete an initial evaluation of the detailed documentation and present a recommendation whether to accept or reject the nomination — including a draft of the final wording of the citation — to the IEEE History Committee for review and approval. This review process may require the submission of additional documentation that may extend the period for the review of the proposed milestone. The advocate shall coordinate the preparation of a draft citation with the nominators prior to the submission of a recommendation to the IEEE History Committee.
*1985 APS Prize for New Materials – Leroy Chang, Leo Esaki, and Raphael Tsu
*1991 IEEE Medal of Honor - Leo Esaki


'''6. Approval of Executive Committee:''' The IEEE History Committee is responsible for receiving the report of the advocate and for the final review and evaluation of the authenticity of the proposed milestone to determine whether to recommend approval by the IEEE Executive Committee.
<p>Major references documenting this achievement: </p>


Citations approved by the IEEE Executive Committee shall be understood as final. Any changes requested to the citation by the OU subsequent to IEEE Executive Committee approval – with the exception of minor grammatical changes – shall require the changed Milestone Nomination to be resubmitted to the IEEE History Committee and to undergo the approval process again.  
*L. Esaki and R. Tsu, “Superlattice and Negative Differential Conductivity in Semiconductors,” IBM J. Res. Develop. 14, 61 (1970).
*US Patent 3,626,257, “Semiconductor Device with Superlattice Region,” filed in 1969, issued in 1971
*L. Esaki and L. L. Chang, “New Transport Phenomenon in a Semiconductor ‘Superlattice’,” Phys. Rev. Letters 33, 495 (1974)


'''7. Notification of Approval:''' The milestones administrator shall notify the nominating OU(s) when the IEEE History Committee recommends approval of the milestone to the IEEE Executive Committee and also notify the respective OU(s) when the IEEE Executive Committee has determined the final action regarding the proposed milestone.  
<p>3. '''Field effect transistor (FET) scaling laws''' - a concept of reducing the dimensions of metal-oxide field effect transistors (MOSFETs) and their interconnecting wires, leading to simultaneous improvements in transistor density, switching speed and power dissipation. This theory was presented in the seminal paper published in the IEEE Journal of Solid State Circuits in 1974. It is now a “Classic Paper” as recognized by the Proceedings of the IEEE, vol. 87, April 1999. The scaling theory has driven miniaturization in the semiconductor industry by giving the industry a roadmap, a method for setting targets and expectations for coming generations of process technology. This roadmap has been followed for over three decades, enabling computing to be portable, from laptops to cell phones to other technological devices. </p>


If the milestone is approved, the milestone administrator will complete the arrangements for the payment for the plaque and suggest guidelines for the successful completion of the milestone dedication events.
<p>Major IEEE and other awards recognizing this achievement: </p>


'''8. Casting of the Plaque(s):''' A plaque or plaques will be cast and delivered to the OU(s) within two months of payment received by the History Center (currently about US$600 per plaque). Payment must be received by the History Center before the order can be placed with the foundry. Each milestone plaque is 45cm X 30cm X 3cm [18" X 12" X 1-1/4”] and is made of bronze metal and weighs about 8 kg [20 lbs]. Plaque Mounting Details. The Milestone Plaque must be placed in an appropriate location that is both secure and accessible to the public. English is the official language of the citation as it appears on the plaque and elsewhere (for example, IEEE website). The OU may, at its own expense, have the citation translated and provide an additional plaque(s) cast and mounted. Typically, IEEE milestone plaques are in landscape (horizontal) orientation. However, in cases where the dimensions of the site require it (e.g. an existing building) the plaque may be cast in portrait (vertical) orientation.
*1982 IEEE Cledo Brunetti Award - Robert Dennard
*1988 National Medal of Technology - Robert Dennard
*2001 IEEE Edison Medal - Robert Dennard
*2009 IEEE Medal of Honor – Robert Dennard
*2009 NAE Draper Prize – Robert Dennard


In cases where a corporation or other sponsor has agreed to pay for the plaque(s), it is the IEEE OU’s responsibility to obtain payment from the sponsor and for the OU(s) to reimburse the History Center. The IEEE History Center may not invoice the sponsor.
<p>Major references documenting this achievement: </p>


'''9. Dedication Ceremony:''' The OU(s) are expected to plan, schedule, and conduct a dedication ceremony. The dedication ceremony is the major opportunity for the public presentation of the significance of the Milestone.  
*R. H. Dennard, F. H. Gaensslen, H-N Yu, V. L. Rideout, E. Bassour, and A. R. LeBlanc, “Design of Ion-Implanted MOSFET’s with Very Small Physical Dimensions,” IEEE J. Solid-State Circuits SC-9, 256 (Oct. 1974)
*D. L. Critchlow, “MOSFET Scaling – The Driver of VLSI Technology,“ Proc. IEEE 87, 659 (April 1999) (Electronic file: IEEE Proc 1999_Critchlow_FET scaling.pdf)&lt;/p&gt;


The OU(s) are encouraged to develop the plan for the dedication ceremony as part of the submission of the nomination process. Experience has shown that a successful dedication ceremony requires several months advance planning. The schedule of the dedication ceremony should include at least two months for delivery of the plaque and advance notice to interested officials and leaders from the community and industry. The OU(s) should notify the milestone administrator if a major IEEE Officer is requested to participate in the dedication ceremony.  
<p>4. '''Reduced Instruction Set Computer (RISC) architecture '''- development and implementation of a computer architecture that significantly increased the speed and efficiency of computers. </p>


If a Milestone dedication is intended to coincide with a specific event or date, the OU should keep in mind that the review and evaluation process may require between nine and fifteen months, depending on the period required to prepare and document the nomination of the milestone.  
<p>RISC architecture represents a central processing unit (CPU) design strategy emphasizing the insight that simplified instructions, which "do less", may still provide for higher performance if this simplicity can be utilized to make instructions execute very quickly. When first conceived, the RISC concept was contrary to the established direction of the functionally more complex instruction set computer (CISC) architecture. RISC was a fundamentally new concept in system design. Today, RISC microprocessors serve as the engines of most large, powerful computers. </p>


These Program Guidelines were last modified on 29 April 2008.  
<p>In the 1960s and 1970s, instruction sets for computers became more and more complex. In addition to frequently executed primitive instructions, such as add, multiply, shift, etc., computer designers added many extremely complex instructions thought to be necessary for the programmers and for the compilers of the time. These complex instructions were relatively costly in that they required many more circuits and more machine time to execute them. In the mid 1970s, IBM Watson Researchers developed RISC architecture from a detailed study of the trade-offs between high performance machine organization and compiler optimization technology. An appropriately defined set of machine instructions, program controls, and programs produced by a compiler -- carefully designed to exploit the instruction set -- could realize a very high performance processor with relatively few circuits. RISC architecture enabled computers to run twice as fast on the same number of circuits. </p>


=== <br>IEEE MILESTONES IN ELECTRICAL ENGINEERING AND COMPUTING PROPOSAL FORM  ===
<p>Major IEEE and other awards recognizing this achievement: </p>


<br>'''E-mail to: <br>Milestones Administrator<br>IEEE History Center<br>For assistance, call +1-732-932-1066<br>E-mail: r.colburn@ieee.org <br>'''
*1985 IEEE Computer Society Eckert-Mauchly Award - John Cocke
*1987 ACM Turing Award - John Cocke
*1989 IEEE Computer Society Pioneer Award - John Cocke
*1991 National Medal of Technology - John Cocke
*1994 IEEE John von Neumann Medal - John Cocke
*1994 National Medal of Science - John Cocke
*1999 IEEE Computer Society Seymour Cray Computer Sci. &amp; Eng. Award -John Cocke


Answers to the following questions should be brief. If this proposal is accepted, then more complete information will be requested on the Milestone Nomination Form.
<p>Major references documenting this achievement: </p>


1. What is the name of the proposed milestone?
*John Cocke, “The Search for Performance in Scientific Processors,” Turing Acceptance Speech, Comm. ACM 31, 250 (March 1988)
*John Cocke and V. Markstein, “The evolution of RISC technology at IBM,” IBM J. Res. Develop. 34, 4 (1990)


<br>  
<p>5. '''Integer Programming and Discrete Optimization '''- creation of a general theory of integer programming and its application to particular problems in discrete optimization. </p>


2. What is the location of the proposed milestone? In what IEEE section does it reside?
<p>Integer programming is used for discrete optimation problems, e.g. airline scheduling, inventory management, military logistics and strategy, cutting stock or paper and similar commodities to fill orders with minimal waste. Mathematical work of this nature has been of major importance to the information procession industry. Because its sources were the realistic problems of manufacturing, transportation, and many other fields of commerce, engineering, and economics, the results were quickly useful and were aimed at economic pay-off. </p>


<br>  
<p>Integer programming and discrete optimization was one of the first of the sciences in which large scale computation clearly led the way from the beginning. Techniques were developed at IBM Watson for solving certain classes of very large linear programming problems that had been believed to be intractable because of their enormous size. These techniques are now used in dealing with mixed integer – non integer problems, and provide many of the standard techniques used by optimizers. </p>


3. What was the date of the work?
<p>Major IEEE and other awards recognizing this achievement: </p>


<br>
*1984 IEEE Computer Soc. Harry H. Goode Memorial Award - Ralph Gomory
*1984 John von Neumann Theory Prize of INFORMS - Ralph Gomory
*1988 National Medal of Science – Ralph Gomory
*1994 IEEE Honorary Member - Ralph Gomory


4. What is the historical significance of the work (its technological, scientific, or social importance)?
<p>Major references documenting this achievement: </p>


<br>
*P. C. Gilmore and R. E. Gomory, “A Linear Programming Approach to the Cutting-Stock Problem,” Operations. Res. 9, 849 (1961)
*P. C. Gilmore and R. E. Gomory, “The Theory and Computation of Knapsack Functions,” Operations. Res. 14, 1045 (1966)
*Ralph E. Gomory, “Some Polyhedra Related to Combinatorial Problems,” Linear Algebra and Its Applications 2, 451 (1969)


5. What features set this work apart from similar achievements?
<p>6. '''Amorphous Magnetic Films for Optical Storage Technology '''- discovery and development of amorphous magnetic materials, the basis of erasable, read-write, optical storage technology, now the foundation of the worldwide magneto-optic disk industry. </p>


<br>  
<p>These magnetic materials, paradoxically, have built-in uniaxial magnetic anisotropy, despite being amorphous. Such materials, in thin-film form, are ideal as the magneto-optic storage materials for read/write optical storage systems. </p>


6. What obstacles (technical, political, geographic) needed to be overcome?
<p>In 1973, IBM Watson scientists published two papers on Amorphous Metallic Films, reporting magnetic anisotropy in thin films of GdCo alloy. These papers identified a major new materials system, as well as a series of fundamental properties of great interest and possible applications. Additional studies were carried out at IBM Research in the 1970s and early 1980s on the basic magnetic structure, the anisotropy, the magnetic coercivity, and the electronic properties of these materials. </p>


<br>  
<p>These discoveries, studies, and publications laid the foundation for the now flourishing industry of erasable, read-write optical storage media. Optical storage systems are now an important area in the computer industry. Many companies world-wide produce optical storage systems (e.g., CD R/W, DVD R/W) based on these materials, making it a multi-billion dollar industry. </p>


7. Describe briefly the intended site(s) of the milestone plaque(s). The intended site(s) must have a direct connection with the achievement (e.g. where developed, invented, tested, demonstrated, installed, or operated, etc.). A museum where a device or example of the technology is displayed, or the university where the inventor studied, are not, in themselves, sufficient connection for a milestone plaque.
<p>Major IEEE and other awards recognizing this achievement: </p>


<br>
*1992 IEEE Morris N. Liebmann Memorial Award – Praveen Chaudhari, [[Jerome J. Cuomo|Jerome Cuomo]], and Richard Gambino
*1995 National Medal of Technology - Praveen Chaudhari, Jerome Cuomo, and Richard Gambino


8. Are the original buildings extant?
<p>Major references documenting this achievement: </p>


<br>
*P. Chaudhari, J.J. Cuomo, and R.J. Gambino, “Amorphous metallic films for magneto-optic applications,” Appl. Phys. Letters 22, 337 (1973)
*US Patent 3,949,387, “Beam Addressable Film using Amorphous Magnetic Material,” filed in 1972, issued in 1976


9. How is the site protected/secured, and in what ways is it accessible to the public?
<p>7. '''Thin-Film Magnetic Recording Heads''' - innovations in thin-film fabrication processes to realize inductive and magnetoresistive thin-film heads for large scale magnetic storage, significantly increasing the storage density of magnetic recording, and making rapid data access and storage possible on the Internet. </p>


<br>  
<p>Since the commercial introduction of the first thin film heads in 1979, magnetic storage bit density has increased by 5 orders of magnitude. Without this capability to store and access, at tremendous speeds, an enormous amount of data on magnetic disk drives, many technologies we now take for granted would not exist, such as desktop and laptop computers, access to enormous libraries of data in fractions of seconds, modern banking systems and automatic teller machines, and, in particular, the Internet. </p>


10. Who is the present owner of the site(s)?
<p>Since the introduction of IBM’s first magnetic disk storage system in 1956, the density of storage and speed of access has continuously improved. A quantum jump in the rate of improvement was enabled by the invention of thin film, read/write magnetic recording heads by scientists at the IBM Watson. They invented entirely new and unique fabrication processes, new designs of both read and write heads, and developed a new concept of mass fabrication of three dimensional objects of magnetic head structures on planar surfaces. These processes produce read/write heads consisting of three dimensional, high aspect ratio structures of magnetic yokes and tightly packed copper coils, with an entire cross section area small than that of a human hair. These inventions permitted the shrinking of the disk size from 12 inches to 1 inch in diameter and the shrinkage of the size of the entire storage device from room-size to credit card-size. </p>


<br>  
<p>The total Direct Access Storage Device (DASD) industry revenue, dependent on thin-film magnetic recording heads, is ~$50 Billion/year and, despite the continuous drop in the price of devices, is growing. </p>


11. Has the owner of the site agreed to have it designated as an Electrical Engineering Milestone?
<p>Major IEEE and other awards recognizing this achievement: </p>


<br>
*1984 Electrochemical Society Electrodeposition Division Research Award – Lubomyr Romankiw and Robert J. von Gutfeld
*1992 IEEE Cledo Brunetti Award – David Thompson
*1994 IEEE Morris N. Liebmann Memorial Award – Lubomyr Romankiw


12. Please specify the IEEE Organizational Unit(s) which have agreed to sponsor the Milestone nomination, and list the contact information for the senior officer(s) from those OU(s).
<p>Major references documenting this achievement: </p>


<br>
*US Patent 3,908,194, “Integrated Magnetoresistive Read, Inductive Write, Batch Fabricated Magnetic Head,” filed in 1974, issued in 1975
*US Patent 4,295,173, “Thin Film Inductive Transducer,” filed in 1979, issued in 1981 *L. T. Romankiw, “Electrodeposited Magnetic Thin Film Heads: A Quantum Jump for Magnetic Recording; Immense Impact on Development of Electrochemical Technology,” Plenary Address at 8th International Symposium on Magnetic Materials, Process and Devices, during 206th Meeting of The Electrochemical Society (October 2004) (Published as IBM Research Report RC24133, March 20, 1006)


13. Please specify the senior officer(s) of the IEEE Section(s) where the plaque(s) would be placed and supply contact information:  
<p>'''The plaque may be viewed at: 1101 Kitchawan Road, Route 134, Town of Yorktown, Yorktown Heights, NY 10598-0218''' </p>


Name_________________________________________________
<p>'''GPS coordinates: Latitude: 41o 12’ 40” <br>Longitude: -73º 48’ 11” <br>''' </p>


IEEE Section___________________________________________
== Map ==


Position within Section___________________________________
{{#display_map:41.216193, -73.806002~ ~ ~ ~ ~Watson Research Center, Yorktown Heights, NY|height=250|zoom=10|static=yes|center=41.216193, -73.806002}}


E-mail_________________________________________________
[[Category:Computing_and_electronics|{{PAGENAME}}]]
 
[[Category:Computer_architecture|{{PAGENAME}}]]
<br>
[[Category:Semiconductor_devices|{{PAGENAME}}]]
 
[[Category:Semiconductor_memory|{{PAGENAME}}]]
Please specify the IEEE OU which will pay for the plaque(s) and provide the name and contact information of the officer of the OU with approval authority: <br>Name_________________________________________________
[[Category:FET_circuits|{{PAGENAME}}]]
 
[[Category:Transistors|{{PAGENAME}}]]
IEEE OU______________________________________________
[[Category:Magnetic_materials|{{PAGENAME}}]]
 
[[Category:Optimization_&_minimization|{{PAGENAME}}]]
Position within OU_______________________________________
[[Category:Profession|{{PAGENAME}}]]
 
E-mail_________________________________________________
 
<br>
 
List the person(s) responsible within the organizational unit(s) for preparing the formal milestone nomination, and preparing the ceremonial events with publicity: <br>Nomination:  
 
Name&nbsp;:___________________________________
 
E-mail: ________ ____________________________
 
Name&nbsp;:___________________________________
 
E-mail: ________ ____________________________
 
Dedication Ceremony and Publicity:  
 
Name ____________________________________
 
E-mail: ____________________________________
 
Name ____________________________________
 
E-mail: ____________________________________
 
Proposed by:
 
(Name)_____________________________________________________
 
(Title) _____________________________________________________________
 
(Organization) ______________________________________________________
 
(Address)_______________________________________________________
 
(Telephone)______________________________________________________
 
(E-mail)_________________________________________________________
 
Planning Checklist
 
Proposal sent to History Center <br>Communications with History Center Resolved and Proposal accepted <br>Nomination form agreed and submitted to IEEE History Center (within six months of proposal acceptance) <br>Nomination approved by History Committee <br>Final approval from IEEE Executive Committee – Official IEEE Milestone <br>Planning for ceremony and publicity, invitations sent <br>Ceremony and event takes place, photographs and publicity sent out.&nbsp;<br><br>&nbsp;
 
<br>

Revision as of 18:39, 6 January 2015

IBM Thomas J. Watson Research Center, 1960 - 1984

In its first quarter century, the IBM Thomas J. Watson Research Center produced numerous seminal advances having sustained worldwide impact in electrical engineering and computing. Semiconductor device innovations include dynamic random access memory (DRAM), superlattice crystals, and field effect transistor (FET) scaling laws. Computing innovations include reduced instruction set computer (RISC) architecture, integer programming, amorphous magnetic films for optical storage technology, and thin-film magnetic recording heads.

When IBM management decided to create a research organization that was independent of product development, the Watson Research Center was constructed as the headquarters for IBM Research. Throughout its first 25 years of operation, Watson Research Center employees have produced groundbreaking and enduring contributions to information technology, most notably through semiconductor device and computing innovations.

Seven of these achievements are especially noteworthy as watershed advances with sustained worldwide impact. Breakthrough innovations in semiconducting devices are dynamic random access memory (DRAM), superlattice crystals, and field effect transistor (FET) scaling laws. Breakthrough innovations in computing are reduced instruction set computer (RISC) architecture, integer programming, amorphous magnetic films for optical storage technology, and thin-film magnetic recording heads. No other corporate research institution has produced so many important advances in electrical engineering and computing that contributed to both the technical community and the business success of its parent corporation. 

These seven noteworthy technical achievements are described in more detail below, including lists of:

1. Semiconductor dynamic random access memory (DRAM) - the invention of the basic one-transistor dynamic memory cell used worldwide in virtually all modern computers. One-transistor DRAM became the standard of the industry for RAM and enabled the microcomputer revolution.

Major IEEE and other awards recognizing this achievement:

  • 1982 IEEE Cledo Brunetti Award - Robert Dennard
  • 1988 National Medal of Technology - Robert Dennard
  • 1997 Inductee into the National Inventors Hall of Fame - Robert Dennard
  • 2001 IEEE Edison Medal - Robert Dennard
  • 2009 IEEE Medal of Honor – Robert Dennard
  • 2009 NAE Draper Prize – Robert Dennard

Major reference documenting this achievement:

  • US Patent 3,387,286, “Field-Effect Transistor Memory,” filed in 1967, issued in 1968

2. Semiconductor superlattice (multiple-quantum-well) crystals - the semiconductor superlattice is a man-made single-crystal with a periodic one-dimensional structural modification, produced by modulating either the alloy composition or impurity density during thin-film crystal growth. Such structures result in HEMT (high electron mobility transistor effect) transistors, high speed transistors now widely used in wireless telecommunications; room temperature, continuous wave, semiconductor lasers and photo-detectors now used in optical communications; and GMR (giant magnetoresistance) superlattice structures with very high sensitivity, now used for read heads in magnetic recording.

Major IEEE and other awards recognizing this achievement:

  • 1985 APS Prize for New Materials – Leroy Chang, Leo Esaki, and Raphael Tsu
  • 1991 IEEE Medal of Honor - Leo Esaki

Major references documenting this achievement:

  • L. Esaki and R. Tsu, “Superlattice and Negative Differential Conductivity in Semiconductors,” IBM J. Res. Develop. 14, 61 (1970).
  • US Patent 3,626,257, “Semiconductor Device with Superlattice Region,” filed in 1969, issued in 1971
  • L. Esaki and L. L. Chang, “New Transport Phenomenon in a Semiconductor ‘Superlattice’,” Phys. Rev. Letters 33, 495 (1974)

3. Field effect transistor (FET) scaling laws - a concept of reducing the dimensions of metal-oxide field effect transistors (MOSFETs) and their interconnecting wires, leading to simultaneous improvements in transistor density, switching speed and power dissipation. This theory was presented in the seminal paper published in the IEEE Journal of Solid State Circuits in 1974. It is now a “Classic Paper” as recognized by the Proceedings of the IEEE, vol. 87, April 1999. The scaling theory has driven miniaturization in the semiconductor industry by giving the industry a roadmap, a method for setting targets and expectations for coming generations of process technology. This roadmap has been followed for over three decades, enabling computing to be portable, from laptops to cell phones to other technological devices.

Major IEEE and other awards recognizing this achievement:

  • 1982 IEEE Cledo Brunetti Award - Robert Dennard
  • 1988 National Medal of Technology - Robert Dennard
  • 2001 IEEE Edison Medal - Robert Dennard
  • 2009 IEEE Medal of Honor – Robert Dennard
  • 2009 NAE Draper Prize – Robert Dennard

Major references documenting this achievement:

  • R. H. Dennard, F. H. Gaensslen, H-N Yu, V. L. Rideout, E. Bassour, and A. R. LeBlanc, “Design of Ion-Implanted MOSFET’s with Very Small Physical Dimensions,” IEEE J. Solid-State Circuits SC-9, 256 (Oct. 1974)
  • D. L. Critchlow, “MOSFET Scaling – The Driver of VLSI Technology,“ Proc. IEEE 87, 659 (April 1999) (Electronic file: IEEE Proc 1999_Critchlow_FET scaling.pdf)</p>

4. Reduced Instruction Set Computer (RISC) architecture - development and implementation of a computer architecture that significantly increased the speed and efficiency of computers.

RISC architecture represents a central processing unit (CPU) design strategy emphasizing the insight that simplified instructions, which "do less", may still provide for higher performance if this simplicity can be utilized to make instructions execute very quickly. When first conceived, the RISC concept was contrary to the established direction of the functionally more complex instruction set computer (CISC) architecture. RISC was a fundamentally new concept in system design. Today, RISC microprocessors serve as the engines of most large, powerful computers.

In the 1960s and 1970s, instruction sets for computers became more and more complex. In addition to frequently executed primitive instructions, such as add, multiply, shift, etc., computer designers added many extremely complex instructions thought to be necessary for the programmers and for the compilers of the time. These complex instructions were relatively costly in that they required many more circuits and more machine time to execute them. In the mid 1970s, IBM Watson Researchers developed RISC architecture from a detailed study of the trade-offs between high performance machine organization and compiler optimization technology. An appropriately defined set of machine instructions, program controls, and programs produced by a compiler -- carefully designed to exploit the instruction set -- could realize a very high performance processor with relatively few circuits. RISC architecture enabled computers to run twice as fast on the same number of circuits.

Major IEEE and other awards recognizing this achievement:

  • 1985 IEEE Computer Society Eckert-Mauchly Award - John Cocke
  • 1987 ACM Turing Award - John Cocke
  • 1989 IEEE Computer Society Pioneer Award - John Cocke
  • 1991 National Medal of Technology - John Cocke
  • 1994 IEEE John von Neumann Medal - John Cocke
  • 1994 National Medal of Science - John Cocke
  • 1999 IEEE Computer Society Seymour Cray Computer Sci. & Eng. Award -John Cocke

Major references documenting this achievement:

  • John Cocke, “The Search for Performance in Scientific Processors,” Turing Acceptance Speech, Comm. ACM 31, 250 (March 1988)
  • John Cocke and V. Markstein, “The evolution of RISC technology at IBM,” IBM J. Res. Develop. 34, 4 (1990)

5. Integer Programming and Discrete Optimization - creation of a general theory of integer programming and its application to particular problems in discrete optimization.

Integer programming is used for discrete optimation problems, e.g. airline scheduling, inventory management, military logistics and strategy, cutting stock or paper and similar commodities to fill orders with minimal waste. Mathematical work of this nature has been of major importance to the information procession industry. Because its sources were the realistic problems of manufacturing, transportation, and many other fields of commerce, engineering, and economics, the results were quickly useful and were aimed at economic pay-off.

Integer programming and discrete optimization was one of the first of the sciences in which large scale computation clearly led the way from the beginning. Techniques were developed at IBM Watson for solving certain classes of very large linear programming problems that had been believed to be intractable because of their enormous size. These techniques are now used in dealing with mixed integer – non integer problems, and provide many of the standard techniques used by optimizers.

Major IEEE and other awards recognizing this achievement:

  • 1984 IEEE Computer Soc. Harry H. Goode Memorial Award - Ralph Gomory
  • 1984 John von Neumann Theory Prize of INFORMS - Ralph Gomory
  • 1988 National Medal of Science – Ralph Gomory
  • 1994 IEEE Honorary Member - Ralph Gomory

Major references documenting this achievement:

  • P. C. Gilmore and R. E. Gomory, “A Linear Programming Approach to the Cutting-Stock Problem,” Operations. Res. 9, 849 (1961)
  • P. C. Gilmore and R. E. Gomory, “The Theory and Computation of Knapsack Functions,” Operations. Res. 14, 1045 (1966)
  • Ralph E. Gomory, “Some Polyhedra Related to Combinatorial Problems,” Linear Algebra and Its Applications 2, 451 (1969)

6. Amorphous Magnetic Films for Optical Storage Technology - discovery and development of amorphous magnetic materials, the basis of erasable, read-write, optical storage technology, now the foundation of the worldwide magneto-optic disk industry.

These magnetic materials, paradoxically, have built-in uniaxial magnetic anisotropy, despite being amorphous. Such materials, in thin-film form, are ideal as the magneto-optic storage materials for read/write optical storage systems.

In 1973, IBM Watson scientists published two papers on Amorphous Metallic Films, reporting magnetic anisotropy in thin films of GdCo alloy. These papers identified a major new materials system, as well as a series of fundamental properties of great interest and possible applications. Additional studies were carried out at IBM Research in the 1970s and early 1980s on the basic magnetic structure, the anisotropy, the magnetic coercivity, and the electronic properties of these materials.

These discoveries, studies, and publications laid the foundation for the now flourishing industry of erasable, read-write optical storage media. Optical storage systems are now an important area in the computer industry. Many companies world-wide produce optical storage systems (e.g., CD R/W, DVD R/W) based on these materials, making it a multi-billion dollar industry.

Major IEEE and other awards recognizing this achievement:

  • 1992 IEEE Morris N. Liebmann Memorial Award – Praveen Chaudhari, Jerome Cuomo, and Richard Gambino
  • 1995 National Medal of Technology - Praveen Chaudhari, Jerome Cuomo, and Richard Gambino

Major references documenting this achievement:

  • P. Chaudhari, J.J. Cuomo, and R.J. Gambino, “Amorphous metallic films for magneto-optic applications,” Appl. Phys. Letters 22, 337 (1973)
  • US Patent 3,949,387, “Beam Addressable Film using Amorphous Magnetic Material,” filed in 1972, issued in 1976

7. Thin-Film Magnetic Recording Heads - innovations in thin-film fabrication processes to realize inductive and magnetoresistive thin-film heads for large scale magnetic storage, significantly increasing the storage density of magnetic recording, and making rapid data access and storage possible on the Internet.

Since the commercial introduction of the first thin film heads in 1979, magnetic storage bit density has increased by 5 orders of magnitude. Without this capability to store and access, at tremendous speeds, an enormous amount of data on magnetic disk drives, many technologies we now take for granted would not exist, such as desktop and laptop computers, access to enormous libraries of data in fractions of seconds, modern banking systems and automatic teller machines, and, in particular, the Internet.

Since the introduction of IBM’s first magnetic disk storage system in 1956, the density of storage and speed of access has continuously improved. A quantum jump in the rate of improvement was enabled by the invention of thin film, read/write magnetic recording heads by scientists at the IBM Watson. They invented entirely new and unique fabrication processes, new designs of both read and write heads, and developed a new concept of mass fabrication of three dimensional objects of magnetic head structures on planar surfaces. These processes produce read/write heads consisting of three dimensional, high aspect ratio structures of magnetic yokes and tightly packed copper coils, with an entire cross section area small than that of a human hair. These inventions permitted the shrinking of the disk size from 12 inches to 1 inch in diameter and the shrinkage of the size of the entire storage device from room-size to credit card-size.

The total Direct Access Storage Device (DASD) industry revenue, dependent on thin-film magnetic recording heads, is ~$50 Billion/year and, despite the continuous drop in the price of devices, is growing.

Major IEEE and other awards recognizing this achievement:

  • 1984 Electrochemical Society Electrodeposition Division Research Award – Lubomyr Romankiw and Robert J. von Gutfeld
  • 1992 IEEE Cledo Brunetti Award – David Thompson
  • 1994 IEEE Morris N. Liebmann Memorial Award – Lubomyr Romankiw

Major references documenting this achievement:

  • US Patent 3,908,194, “Integrated Magnetoresistive Read, Inductive Write, Batch Fabricated Magnetic Head,” filed in 1974, issued in 1975
  • US Patent 4,295,173, “Thin Film Inductive Transducer,” filed in 1979, issued in 1981 *L. T. Romankiw, “Electrodeposited Magnetic Thin Film Heads: A Quantum Jump for Magnetic Recording; Immense Impact on Development of Electrochemical Technology,” Plenary Address at 8th International Symposium on Magnetic Materials, Process and Devices, during 206th Meeting of The Electrochemical Society (October 2004) (Published as IBM Research Report RC24133, March 20, 1006)

The plaque may be viewed at: 1101 Kitchawan Road, Route 134, Town of Yorktown, Yorktown Heights, NY 10598-0218

GPS coordinates: Latitude: 41o 12’ 40”
Longitude: -73º 48’ 11”

Map

Loading map...