# A Novel Architecture Design & Characterization of CAM Controller IP Core with Replacement Policy

Student: Hima Sara Jacob

Faculty Mentor: Nandakumar.R

Institution: National Institute of Electronics & Information Technology (NIELIT) , Calicut

Program: VLSI & Embedded System

#### ABSTRACT

Content Addressable Memory (CAM) is a special purpose Random Access Memory device that can be accessed by searching for data content. This paper describes a novel architecture design and characterization of a reusable soft IP core for CAM controller with sequential replacement policy, so as to improve the match ratio of the CAM memory. The proposed design was modeled using Verilog HDL and also prototyped in Xilinx® SPARTAN family FPGA.The power analysis was done using XPower® analyzer and the hardware test result was obtained by ChipScope® Pro logic analyzer.

## **1. SCOPE OF THE PROJECT**

The CAM controller design described in this paper is a custom general purpose controller. This controller is having a reconfigurable architecture. Replacement policy is an important feature of this controller which can be effectively used to improve the match ratio of the CAM memory. This work is believed to serve as a good benchmark for selecting an optimum controller core for Content Addressable Memory (CAM), so as to improve the match ratio.

## **2. PROJECT REQUIREMENTS**

#### a. Simulation & Synthesis Tool – Xilinx® ISE 12.1

Simulation and Synthesis is done using Xilinx® ISE 12.1.Xilinx® ISim is a Hardware Description Language (HDL) simulator that enables you to perform functional and timing simulations for VHDL, Verilog and mixed VHDL/Verilog designs. Logic Synthesis is the process of translating an HDL model into a technology-specific gate-level description.

#### b. Programming Language – Verilog HDL

The programming language used in this project is Verilog HDL. Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction. It is also used in the verification of analog circuits and mixed-signal circuits.Verilog HDL has evolved as a standard Hardware description language. Verilog HDL

offers many useful features for hardware design and the reason for choosing this standard in this project is given below:-

- Verilog HDL is a general purpose hardware description language that is easy to learn and easy to use. It is similar in syntax to the C programming language.
- Verilog HDL allows different levels of abstraction to be mixed in the same model. Thus, a designer can define a hardware model in terms of switches, gates, RTL or behavioural code. Also, a designer needs to learn only one language for stimulus and hierarchical design.
- Most popular logic synthesis tools support Verilog HDL .This makes it the language of choice for designers.
- All fabrication vendors provide Verilog HDL libraries for post logic synthesis simulation. Thus, designing a chip in Verilog HDL allow the widest choice of vendors.
- The programming language Interface (PLI) is a powerful feature that allows the user to write custom C code to interact with the internal data structures of Verilog. Designers can customize a Verilog HDL simulator to their needs with the PLI.

#### c. CAM core Generator – IP core generator software.

The LogiCORE<sup>™</sup> IP Content-Addressable Memory (CAM) core is a fully verified memory unit that uses content matching rather than addresses. The core enables faster data searches as compared to other memory implementations and offers parallel content compares to find a valid address. The width, depth, memory type, and other optional features of the CAM core can be customized using the CORE Generator software

#### **3. INTRODUCTION**

A type of memory commonly used in many types of switching circuits is a Content Addressable Memory (CAM).Compared to a Random Access memory (RAM), a Content Addressable Memory (CAM) has a unique method of accessing data words within the memory. In a Random Access memory, during a read operation an address is supplied that uniquely identifies one location within the memory. The memory responds with a data word stored in the addressed memory location. The Content Addressable memory is a special purpose Random Access Memory device that can be accessed by searching for data content. For this purpose, it is addressed by associating the input data, simultaneously with all the stored words and produces output signals to indicate the match condition between the input data and the stored words. This operation is referred to as association or interrogation and this type of memory is also known as Associative memory [2].

In this era of fast processors and processors with many cores, there is a requirement for faster and bigger memories. But today the speed of memories is not able to match up with the speed of processors. So there is the need for fast memory controllers. Memory controller is used to control the memory through interface. The controller is expected to synchronize the data transfer between the processor on one side of the controller and the memory on the other side. To achieve this, the controller has to accept the requests from the processor side and convert them to a form suitable to the memory and execute the requests [7].

Replacement policies determine which data item(s) should be deleted from the memory when the free space is insufficient for accommodating an item [6]. It is one of the factors that determine the hit rate . There are different types of cache replacement policies [4], [5], [6].

In this paper a novel architecture design of a CAM Controller core with sequential replacement policy is described [4]. Sequential replacement policy is used to improve the "match ratio" of the CAM memory and it consumes only little power [4]. The CAM memory targeted in this design is Content-Addressable Memory version 6.1 by Xilinx® [1].The CAM core is a fully verified memory unit that uses content matching rather than addresses. The core enables faster data searches as compared to other memory implementations and offers parallel content compares to find a valid address. The width, depth, memory type and other optional features of the CAM core can be customized to fit wide variety of applications. The CAM used here is 256x16 and the memory type is Block RAM. Since the memory type is Block RAM, the write operation takes two clock cycles latency and read operation has one clock cycle latency [1].The match address type is binary encoded. In the CAM memory there is a priority encoder, which is used to select the match address resolution is selected. Memory there is done by adding a table that contains the initial contents of the memory [1].

#### **4. PRINCIPLE OF OPERATION**

The various stages of the controller can be explained by a Finite State Machine (FSM), as shown in Figure 1.




Figure 1: Finite State Machine for Controller

The controller typically has four stages (i) RESET (ii) IDLE (iii) WRITE (iv) READ. The reset is an active low signal and when reset the entire controller and the memory will be in the RESET state. When the reset is active high the controller will be in the IDLE state. When we give the cmd (command) "00" when the controller is in the IDLE state then the controller will remain in the IDLE state itself. When we give the cmd "01" the controller will be in the WRITE state. We can give the address location and the data input to write to the specified location in the memory. When the cmd is "10" the controller will be in the READ state and we can give the data input to perform search operation to determine whether the data is present in a location within the memory. If the data is present in any of the memory location, then the corresponding address where the data resides will be present at the output. The output signals to indicate the match condition will also be asserted.

If the data is not present in any of the memory locations, then the replacement block simply increments an address counter sequentially to points to the location of the new entry [4].The search input data will be written to the memory location pointed by the address counter and the corresponding address will be present at the output. The controller is responsible for migrating the CAM through all the states as explained in [1].

# **5. DESIGN METHODOLOGY**

#### A. INTRODUCTION

The CAM controller is designed to work with Xilinx® CAM version 6.1.It has a user interface on one side and the memory on the other side. The controller architecture consists of Control unit, Data path & Address unit, a built in Replacement block to improve the match ratio of the memory and a Select logic.

#### **B. BLOCK DIAGRAM**

The CAM controller is used to control the CAM memory through interface. The block diagram of the controller with sequential replacement policy consists of Control unit, Data path & Address unit and a Replacement block. The block diagram for the controller along with the CAM memory is shown in Figure 2.




Figure 2: Block Diagram

The controller consists of Control unit, Data path & Address unit, Replacement block and a Select logic. The CONTROL SIGNALS from the control unit are given to the memory and also to the Data path & Address unit. The DATA INPUT and the SEARCH INPUT to the controller is 16 bit. The ADDRESS is 8 bit. The CONTROL INPUT is the user command to the controller and it is of 2 bit. The sys\_clk (system clock) and reset signal is also given to the controller. The DATA BUS and CMP\_DATA\_BUS from the controller to the memory is 16 bit. The ADDRESS BUS is 8 bit. The control signals to the memory and the Data path & Address unit are "en" (enable) and "we" (write enable) signals.

The MATCH\_ADDRESS BUS indicates the address that matches the contents of the CMP DATA BUS.Status "busy", "match", "single match" signals are and "multiple match". The "busy" signal will remain asserted during a write operation and will be low during read operation. The "match" signal will be asserted when the data on the CMP\_DATA\_BUS matches data in one or more locations in the CAM. When more than one match is present in the CAM "multiple match" signal is asserted and when there is only one match "single match" signal is asserted. During read operation when the data is not present in any of the memory locations, then the "match" signal will be low. At that time the replacement block will carry out the replacement of the data in a sequential manner starting from the first location.

#### **C. PIN DESCRIPTION**

The Input/output diagram for the controller is shown in Figure 3. The output ports from the controller are given as input ports to the memory.

All the pins in the Input/output diagram of the controller are described in Table I. The direction and the description of the pins are also given.




Figure 3: Input/output diagram for the controller

The pin description for the controller is given below

Table I: Pin description

PORT		
NAME	DIRECTION	DESCRIPTION
SYS_CLK	Input	All the operations are synchronous to the rising-edge of
		the system clock input
RESET	Input	This is used to reset the controller and the memory
DATAIN	Input	This is the 16 bit data given to the controller during write
		operation
SEARCH_IN	Input	This is the 16 bit data given to the controller during read
		operation
CMD	Input	This is the 2 bit command signal given to perform
		various operations.
ADDR	Input	This is the 8 bit address given to the controller during
		write operation
DIN	Output	Data to be written to the CAM ,by the controller during
		write operation
CMP_DIN	Output	Data to look up from the CAM during read operation
WR_ADDR	Output	The location that the data on DATA BUS will be written
		into the CAM
EN	Output	Control signal used to enable both write and read
		operation
WE	Output	Control signal used to enable transfer of data into CAM
		from the DATA BUS. During write operation "WE" is
		high and during read operation it is low
CLK	Output	All the operations are synchronous to the rising-edge of
		the clock input to the memory

#### **D. PROPOSED CONTROLLER ARCHITECTURE**

The complete architecture of the controller along with the memory is shown in Figure 4. The CAM controller is used to control the CAM memory through interface. The replacement block within the controller is used to improve the "match ratio" of the memory when the free space is insufficient for accommodating a data item. Each and every unit given in Figure 4 is explained below.

#### 1. Control Unit

This unit is responsible for generating the control signals to the memory and the Address & Data path unit. The control signals generated by the control unit are "en" (enable) and "we" (write enable). The command input "cmd" is given to the control unit by the processor. As explained earlier the controller has a transition through four states. When the given command input is "cmd=00" controller will be in the IDLE state. At this time en=0 and we=0. The write and read operation can be performed only if the "en" signal is high. The command input for write operation is "cmd=01". At this time en=1 and we=1 and controller is in the WRITE state. The command input for read operation is "cmd=10". At this time en=1 and we=0 and the controller is in the READ state.

#### 2. Data path & Address Unit

This unit of the controller consists of Data register, Comparand register and Address register. The Data register is for the storage of input data to the controller, during write operation. At the rising edge of the system clock the data at the DATA INPUT BUS will be available at the DATA BUS. At this time the control signals en=1 and we=1. This register is of 16 bit and a parallel in parallel out (PIPO) register can be used. The Comparand register is meant for the storage of data during a read operation. At the positive edge of the system clock the data at the SEARCH INPUT BUS will be available at the CMP\_DATA BUS. At this time en=1 and we=0.Comparand register used here is a 16 bit PIPO.The Address register is used during write

operation and it is an 8 bit PIPO register. The input address will be available at the ADDRESS BUS during the rising edge of the system clock and at this time en=1 and we=1.The "match\_addr" is the CAM address where matching data resides. The "match" signal indicates that at least one location in the CAM contains the same data as the DATA BUS. The "single\_match" signal indicates the existence of matching data in one location of the CAM. The "multiple\_match" signal indicates the existence of matching data in more than one locations of the CAM. The "busy" signal indicates that a write operation is currently being executed.

#### 3. Replacement Block

This unit is responsible for determining which data item(s) should be deleted from the memory when the free space is insufficient for accommodating a data item. It is an important factor that improves the match ratio of the memory. A sequential replacement policy is used here. This type of replacement policy consumes only little power [4]. When the controller is in the read state the data at the SEARCH INPUT BUS will be available at the CMP\_DATA BUS .The memory locations will be searched simultaneously for the data. If the data is not present in any of the memory locations then the "match" signal will be low. Then the replacement block will be active. The replacement block simply increments an address counter sequentially to points to the location of the new entry [4]. Then the search input data will be written to that location. To perform this replacement the "en" and the "we" signal should be high.

#### 4. Select Logic

This unit is responsible for selecting either the outputs from the replacement block or the outputs from the control unit and data path & address unit. The outputs from the replacement block are selected if the data that is searched for is not present in any of the memory locations. At this time the "S0" signal will be high. The outputs from the control unit and data path & address unit will be selected when the data that is searched for is present in any of the memory locations and at this time the "S0 signal will be low.




Figure 4: Controller test environment architecture

# 6. IMPLEMENTATION AND RESULTS

The design program for the controller with replacement policy for the CAM v 6.1 of Xilinx® is simulated functionally verified and synthesized using Xilinx ISE® design suite. The target device is SPARTAN® 3AN FPGA by Xilinx® [3].

# a. Simulation Results

The simulation result for the controller along with the memory is shown in Figure 5.

		0.000 ns														
Name	Va	0 ns   500 ns	1,000 ns	1,500 ns	2,000 ns	.	2,500 ns	3,00	0 ns	3,500 ns		4,000 ns	4,500 ns		5,000 ns	5,500 ns
l <mark>∎</mark> sys_clk	1					Π			uuu					ЛЛ		
🔓 reset	0															
🕨 📑 cmd[1:0]	22	ZZ 00 01							10							
🕨 📑 datain[15:0]	22	2222222					1111111	1000	00000							
search_in[15:0]	22	ZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZZ	0) 1	100110011001100			111100000000000	0	( 00	00111111	111111	001	011001100	11	0000111100	0001111
🕨 📑 addr[7:0]		22222222					111	1000	)							
match_addr[7:0]	00	00000000	11110000		00000000				00000001	0000	0000	00000010	0000000		0000011 00	000000
🎧 match	0															
🔓 single_match	0															
umultiple_match	0							<u> </u>								
🏰 busy	0															
▶ 號 cmp_din[15:0]	00	0000000000000 ZZZZZZZZZZ	11111	110011001100110	0	Х	11110000000					1 )	0011001100	10011	00001111	100001111
🕨 式 din[15:0]	00	0000000000000						Z		ZZ						
wr_addr[7:0]	00	00000000 11110000							22222222							
lig en	0															
1 we	0															
din2_w[15:0]	XX	X0000000000000000000000000000000000000		110011001100110		Х	11110000000			000011			00110011001			100001111
wr_addr2_w[7:0]		X00000	¢cx		00000	0000	X		00000001	X		00000010	_X	00	00011	00000
len2_w	х															
We2_w	х															
🕨 🛃 c_din[15:0]	00	0000000000000					222222 111	<u> </u>						X 222		000
c_wr_addr[7:0]	00	00000000 11110000	2222222	z (000	) <u>X</u> Z	22222	ZZ 000	¥—	22222222	<u> </u>	00	22222222	000	Х	22222222	000 )
le c_en	0															
Le c_we	0															
le so	0															
Ug cik	1															
		X1: 0.000 ns														

Figure 5: Simulation result

# b. Synthesis Result

Table II shows the power analysis done and Table III shows the device utilization result.

A	В	(	C D	E	F	G	Н	1	J	К	L	М	N
Device			On-Chip	Power (W)	Used	Available	Utilization (%)		Supply	Summary	Total	Dynamic	Quiescent
Family	Spartan3a		Clocks	0.019	3				Source	Voltage	Current (A)	Current (A)	Current (A)
Part	xc3s700an		Logic	0.001	2041	11776	17.3		Vccint	1.200	0.037	0.023	0.013
Package	fgg484		Signals	0.001	2704				Vccaux	3.300	0.006	0.000	0.006
Grade	Commercial	v	IOs	0.000	17	372	4.6		Vcco33	3.300	0.000	0.000	0.000
Process	Typical	¥	BRAMs	0.007	17	20	85.0		Vcco25	2.500	0.000	0.000	0.000
Speed Grade	-5		Leakage	0.037									
			Total	0.065							Total	Dynamic	Quiescent
Environment									Supply	Power (W)	0.065	0.028	0.037
Ambient Temp (C)	25.0				Effective TJA	Max Ambient	Junction Temp						
Use custom TJA?	No	T	Thermal	Properties	(C/W)	(C)	(C)						
Custom TJA (C/W	NA				19.4	83.7	26.3						
Airflow (LFM)	0	¥											
Characterization													
PRODUCTION	v1.1,06-26-09	)											

Table II: Power analysis report

LOGIC UTILIZATION	USED	AVAILABLE
Total Number Slice Registers	664	11,776
Number Used as Flip Flops	663	
Number Used as Latches	1	
Number of 4 input LUTs	2,025	11,776
Number of occupied Slices	1,317	5,888
Number of Slices containing only related logic	1,317	1,317
Number of Slices containing unrelated logic	0	1,309
Total Number of 4 input LUTs	2,080	11,776
Number used as logic	1,666	
Number used as route-thru	55	
Number used for 32x1 RAMs	256	
Number used as shift registers	103	
Number of bonded IOBs	18	372
Number of BUFGMUXS	2	24
Number of BSCANS	1	1
Number of BSCAN_SPARTAN3As	1	1
Number of RAMB16BWEs	17	20
Number of RAM macros	20	
Average Fan-out of Non-clock Nets	3.38	

Table III: Device utilization report

The Hardware test result was obtained using Chip Scope® Pro logic analyzer and the logic analysis for reset, idle, write, read and replacement operation is shown in Figure 7, Figure 8, Figure 9, Figure 10 and Figure 11 respectively. In Figure 7 and in Figure 8 all the signals are low. In Figure 9, the "busy" signal is asserted in order to show that a write operation is currently being executing. In Figure 10 "busy" signal is low in order to show that it is a read operation. In this case a data which is previously written once is given and hence "match" and "single\_match" signal is high and "multiple\_match" signal is low. The address where the data is written is present at the

"match\_addr". In Figure 11 the replacement operation to the zeroth location is shown and hence the "match\_addr" is 8'b00000000.

Bus/Signal	х	ο	<b>N</b>	20	40	60 l.	80 	100 	120	140	160	180	200	220	240	260	280	300	320	340
match_addr[0]	0	0																		
match_addr[1]	0	0																		
match_addr[2]	0	0																		
match_addr[3]	0	0																		
match_addr[4]	0	0																		
match_addr[5]	0	0																		
match_addr[6]	0	0																		
match_addr[7]	0	0																		
match	0	0																		
multiple_match	0	0																		
	0	0																		
busy	0	0																		

Figure 7: Hardware test result for reset operation

Waveform - DEV:0	MyDe						-													
Bus/Signal	х	0	×	20 	40 	60 	80 	100 	120	140 	160	180 	200	220	240	260	280	300	320	340
match_addr[0]	0	0																		
match_addr[1]	0	0																		
- match_addr[2]	0	0																		
match_addr[3]	0	0																		
match_addr[4]	0	0																		
match_addr[5]	0	0																		
match_addr[6]	0	0																		
- match_addr[7]	0	0																		
match	0	0																		
-multiple_match	0	0																		
-single_match	0	0																		
busy	0	0																		

Figure 8: Hardware test result for idle operation

Bus/Signal	x	0 <mark>95 200 205 210 215 220 225 230 235 240 245 250 255 260 265 270 275 280 285 290 295 300</mark>
match_addr[0]	0	o
match_addr[1]	0	o
match_addr[2]	0	٥
match_addr[3]	0	o
match_addr[4]	0	٥
match_addr[5]	0	o
match_addr[6]	0	٥
match_addr[7]	0	o
match	0	٥
- multiple_match	0	o
	0	٥
busy	0	

Figure 9: Hardware test result for write operation

Waveform - DEV:0	MyDe	vice0	(XC3	S700A	N) UN	IT:0 M	yILA0	(ILA)											
Bus/Signal	х	0		20	40	60	80	<b>100</b>	120	140	160	180	200	220	240	260	280	300	320
match_addr[0]	0	0																	
match_addr[1]	0	0																	
match_addr[2]	0	0																	
match{addr[3]	0	0																	
match_addr[4]	1	1																	
match_addr[5]	1	1																	
match_addr[6]	1	1																	
match_addr[7]	1	1																	
match	1	1																	
-multiple_match	0	0																	
-single_match	1	1																	
busy	0	0																	

Figure 10: Hardware test result for read operation




Figure 11: Hardware test result for replacement operation

# 7. CONCLUSION

Content Addressable Memory (CAM) is a special purpose Random Access Memory (RAM) device that can be accessed by searching for data content. The architecture of a custom controller with Sequential replacement Policy for Content Addressable Memory version 6.1 of Xilinx® was designed, prototyped and characterized for resourse utilization and power consumption. The controller serves as the best reliable interface to the memory. This work is believed to serve as a good bench mark for selecting an optimum controller core for the CAM memory to improve the match ratio of the memory. It can be easily modified for different system design requirements. The proposed design has been tested by implementing the design on SPARTAN 3AN FPGA board which uses XC3S700ANdevice.

#### REFERENCES

- [1] Xilinx DS253 Content Addressable Memory v 6.1,Datasheet available online at http://www. xilinx.com/support/documentation/cam\_ds253.pdf.
- [2] A.G Hanlon, "Content Addressable and Assocoative Memory Systems-A Survey," *IEEE Tra* ns. on Electronic Computers, vol. EC-15, no.4, August, 1966.
- [3] Xilinx,Spartan-3A/3AN FPGA Starter Kit Board User Guide available online at www.xilinx. com/support/documentation/board and kits/ug334.pdf.
- [4] Kostas Pagiamtzis, Ali Sheikholeslami, "Using Cache to Reduce Power in Content Addressable Memories (CAMs),"*IEEE Custom Integrated Circuits Conference*, 2005.
- [5] Mohammad Shihabul Haque, Jorgen Peddersen, Andhi Janapsatya, Sri Parameswaran, "DEW
  : A Fast Level 1 Cache Simulation Approach for Embedded Processors with FIFO Replaceme nt Policy," *Design, Automation & Test in Europe Conference & Exhibition, 2010.*
- [6] Jianliang Xu, QinglongHu, Wang-Chien Lee, Dik Lun Lee, "Performance Evaluation of an Optimal Cache Replacement Policy for Wireless Data Dissemination," *IEEE Trans. on Knowl* edge and Data Engineering.vol. 16, Jan. 2004.
- [7] Mohd Wajid, Shahank SB, "Architecture for Faster RAM Controller Design with Inbuilt Memory," Second International Conference on Computational Intelligence, Communication Systems and Networks, 2010.