

Reprints from the Early Days of Information Sciences

Contributions of Yasuo Komamiya to Switching Theory

Tsutomu Sasao, Radomir S. Stanković & Jaakko Astola

Reprints from History of Information Sciences Detalji iz istorije informacionih nauka *Детаљи из историје информационих наука* Varhaisia tietotekniikan julkaisuja Перепечатка из истории информационныих наук 情報科学における歴史的論文の復刻 чьги∠гиѕигичићи ՊиѕипћЉ8ићъЪ8

Tampere 2015

Tampere International Center for Signal Processing, TICSP series #65

Tsutomu Sasao, Radomir S. Stanković & Jaakko Astola

Contributions of Yasuo Komamiya to Switching Theory

Tampere International Center for Signal Processing Tampere 2015

ISBN 978-952-15-3453-9 ISSN 1456-2774

Reprints from the Early Days of Information Sciences

TICSP Series # 65

Contributions of Yasuo Komamiya

to

Switching Theory

Editors' Notice

Copyright permission for the reprinted papers are provided by the Editors of the corresponding journals.

This publication has been written and edited by Tsutomu Sasao, Radomir S. Stanković and Jaakko T. Astola.

Contents

| Biographical Data of Yasuo Komamiya | 1 |
|--|-----|
| 1 Theory of Computing Networks | 3 |
| 2 Work of Yasuo Komamiya on First Digital Computer in Japan | 47 |
| 3 Application of Group Theory to Mathematical Logic | 91 |
| 4 Work of Yasuo Komamiya in Coding Theory | 105 |
| 5 Patents of Yasuo Komamiya | 111 |
| 6 Teaching by Yasuo Komamiya | 135 |
| 7 Reviews of the Work by Y. Komamiya and M. Goto | 153 |
| 8 Selected papers by Yasuo Komamiya | 157 |
| References | 170 |

Reprints from The Early Days of Information Sciences

Historical studies about a scientific discipline is a sign of its maturity. When properly understood and carried out, this kind of studies are more than enumeration of facts or giving credit to particular important researchers. It is more discovering and tracing the way of thinking that have lead to important discoveries. In this respect, it is interesting and also important to recall publications where for the first time some important concepts, theories, methods, and algorithms have been introduced.

In every branch of science there are some important results published in national or local journals or other publications that have not been widely distributed for different reasons, due to which they often remain unknown to the research community and therefore are rarely referenced. Sometimes the importance of such discoveries is overlooked or underestimated even by the inventors themselves. Such inventions are often re-discovered long after, but their initial sources may remain almost forgotten, and mostly remain sporadically recalled and mentioned within quite limited circles of experts. This is especially often the case with publications in other languages than the English language which is presently the most common language in the scientific world.

This series of publications is aimed at reprinting and, when appropriate, also translating some less known or almost forgotten, but important publications, where some concepts, methods or algorithms have been discussed for the first time or introduced independently on other related works.

Another aim of Reprints is to collect and present at the same place publications on certain particular subject of an important scholar whose scientific work is signified by contributions to different areas of sciences.

R.S. Stanković, J.T. Astola

Acknowledgments

Thanks are due to Professor Yukihiro Iguchi of Meiji University, Kanagawa, for providing certain publications of Prof. Yasuo Komamiya that are reprinted in this issue.

The Editors are grateful to Mrs. Marju Taavetti, the Librarian of the Library of Tempere University of Technology, and Mrs. Pirkko Ruotsalainen, the Development Manager of the Department of Signal Processing, Tampere University of Technology, for the help in collecting the related literature.

Contributions of Yasuo Komamiya to Switching Theory

Abstract

The present issue of Reprints From the Early Days of Information Sciences aims to highlight contributions of Yasuo Komamiya to Switching theory, with particular emphasis on his work related to the design of computing networks.

Notice

This book contains reprints of several pages from publications in Japanese by Yasuo Komamiya and Mochinori Goto, and their associates. We kindly ask for these reprints to not be considered simply as graphic illustrations, but to be interpreted as a part of the presentation in this book, since paying attention to words in English may bring interesting information about the point of view of Prof. Komamiya to the subject. This especially applies to the references provided in this textbook of Y. Komamiya, pages from the textbook by his Professor M. Goto, and reprinted pages from other publications.



English, Serbian Latin, Serbian Cyrillic, Finnish, Russian, Japanese, Armenian, German, Castilian, Georgian, Hungarian, Bask, Spanish, Estonian, Sami, Tamil (two lines), Balkan Romani, Polish, Arabic, Punjabi, Romanian, Hebrew.



Yasuo Komamiya

Biographical Data of Yasuo Komamiya

Yasuo Komamiya studied electrical engineering at The School of Engineering of Tokyo Imperial University, Tokyo, Japan, where he graduated in September 1944. The main scientific advisor of Komamiya was Professor Mochinori Goto, who have had a versatile influence to the general education of his student. For example, many years after, Komamiya served as a president of the Metaphysical Society of Japan, as a successor of Prof. Goto at this position in the Society.

While studying at the Tokyo Imperial University, Komamiya implemented a method for solving logic functional equations as a pat of a procedure for the design of various computing networks. These considerations resulted in a Theory of Computing Networks the central part of which consists in a generalized linear equation whose various solutions under selected and specified coefficients lead to different computing machines. In this way, the design of computing machines, primarily an engineering task, is converted into a subject entirely within the scope of mathematics. Thanks to this work, Komamiya received a Degree of PhD in Engineering from the Tokyo Imperial University. The theory of computing networks was presented and discussed at some meetings and conferences and written in few reports and articles. A report by Komamiya on that subject written in 1959 in English for the Electrotechnical Laboratory of the Ministry of Communication of Japan is reprinted below. References to this work by Komamiya are given in [14], and discussions of it can be found in [15] and [29]. The work of Komamiya was referred by some other authors, as for example, [7].

In November 1944, Komamiya joined as the engineering scientist the Basic Research Division of the Electrotechnical Laboratory of the Ministry of Communication of Japan, whose Director was Professor Goto. The method for the design computing networks was implemented in practice within a cooperation with Ryouta Suekane as a small-scale relay computer called by Goto ETL Mark 1. This was the first automatic not stored-program computer in Japan. Based on this experience, Komamiya proposed another more sophisticated computer of the same kind called ETL Mark 2. The computer was realized in a nice cooperation with ETL team working under the guidance of Goto and consisting of Ryouta Suekane, Macahide Takagi, Shigeru Kuwabara, and others. The computer was completed in November 1955, and his construction, functionality, and performances were described in the book *Theory and Structure of the Automatic Relay Computer E. T. L. Mark 2.* We reprinted several pages of this book.

From January 1957, he spent a year at the Computation Laboratory, Harvard University, and from September 1962, he stayed at the Digital Computation Laboratory, University of Illinois.

Until 1980, Komamiya was with ETL serving at different positions, the Head of Applied Mathematics, Department of ETL Physics Division, the Division Director of Control Systems Research, the Director of Electronic Component Research, with the term Components being later replaced by Devices. Then, Komamiya become a Professor of Kyushu University in Fukuoka, teaching *Information Systems* at the Graduate School of Integrated Science and Technology of this University. After retirement in 1986, Komamiya was appointed as a Professor of Meiji University in Kanagawa where he worked until 1993.

Among the students and associates of Yasuo Komamiya at the Mieji University, we would like to mention Prof. Masao Mukaidono and Prof. Yukihiro Iguchi.

At Proc. 10th Int. Workshop on Post-Binary ULSI Systems, Warsaw, Poland, May 21, 2001, it was organized a special session (Session 3, Chair T. Sasao) to honor the pioneering results of Yasuo Komamiya. Main speakers were Radomir S. Stanković and Tsutomu Sasao, who presented a discussion of the generalization of the Komamiya equation for adders to multiple-valued case

Stanković, R.S., Sasao, T., "Komamiya equation for multiple-valued adders", Invited talk *Proc. 10th Int. Workshop on Post-Binary ULSI Systems*, Warsaw, Poland, May 21, 2001, 63-68.

1 Theory of Computing Networks

It can be remarked that Yasuo Komamiya is a forerunner among those who converted the design of logic networks from an engineering discipline into a subdiscipline of applied mathematics. This observation is clearly and easily confirmed by recalling his work on computing networks reported in several publications over few years from 1951 to 1959, see the list of publications below. In these publications, Yasuo Komamiya used the equation

$$A_1 + A_2 + \dots + A_n = d_m 2^m + d_{m-1} 2^{m-1} + \dots + d_1 2 + d_0$$

where $A_i, d_i \in \{0, 1\}$ that is fundamental to the design of adders. Various kind of adders can be derived as its special cases. For n = 2 and n = 3, it corresponds to a half adder and a full adder, respectively.

The design methods introduced by Yasuo Komamiya involved the arithmetic and ReedMuller expressions viewed as particular examples of Fourier series-like expressions over different fields, the complex field C and the Galois field GF(2).

Komamiya worked in that way from 1951 and probably earlier, when he published a discussion of the conversion of decimal to binary systems, and continued developing the same approach until formulation of a theory of the design of computing networks, which later become a subject of his lecturing as well as lecturing by many others [1], [14].

Komamiya used to publish on this subject mainly in Japanese, with exception of the technical report of the Electrotechnical Laboratory of the Ministry of Communication of Japan, which is reprinted below. In spite of clarity of presentation, this 40 pages long report in English requires considerable efforts to understand it. This can be considered as a reason that the work of Komamiya, although reported by Nozaki [12], stayed not widely known as it should be until the publications [14], and more recently [1], [6], [7], [15], [29].

THEORY OF CAMPUTING NETWORKS main or JULY 10, 1959. ВУ DR, YASUO KOMAMIYA CHIEF OF THE APPLIED MATHEMATICS SECTION OF ELECTROTECHNICAL LABORATORY IN JAPANESE GOVERNMENT (2 CHOME, NAGATA-CHO, CHIYODAKU, TOKYO)

5

Summary

The equation

 $A_1 + A_2 + \dots + A_n = d_m 2^m + d_{m-1} 2^{m-1} + \dots + d_1 2 + d_0$ where each of every A_i and every d_i is either 1 or 0, can be considered as the fundamental equation of computing networks, as all computing networks can be derived at its special cases, thus making possible the construction of any desired computing circuits by calculation alone and by an entirely unified and similar mathematical method all through the design of the circuits. Using the results, various computing circuits which have hitherto fallen beyond the scope of mathematics can be treated and therefore various interesting and excellent computing circuits can be constructed. In this paper, the logical solution of the equation is discussed as the fundamental theory. Some properties of boolean function, which are necessary for convenience of calculation and general theory of designing n input parallel binary adder are also described. As the application of the theory, when n = 3, binary full adder, when n = 5, 3 input parallel binary adder and 2 input decimal parallel adder, when n = 7, 4 input parallel binary adder can be obtained. Details in respect of these and the methods for economizing the respective circuits are discussed. They are the most economized circuits, which have been obtained, so far. A circuit representing solution of the fundamental equation, and a diode matrix i.e. $A_1 = A_2 = \dots = A_n = 1$, are also discussed.

The state of the state of the second se

6

§ 1. Introduction

Computing circuits has been discussed by many researchers¹⁻³, but almost all of them are obtained by cut and try and the designing methods have hitherto fallen beyong the scope of mathematics. According to the method, mentioned below, the circuits can be treated mathematically and the desired one can be designed mechanically, in a unified method without laborious thinking.

-1-

Symbols used in this paper, are +, \cdot , \vee , ' and \oplus . They are respectively usual sum, logical product, logical sum, negation and exclusiveor. Following symbols are also used for conciseness.

(Definition 1) $\sum_{n}^{P} (x_1, x_2, \dots, x_n)$

The symbol means the exclusive-or operation of the all possible combinations of the logical product which is constructed from the arbitrary pelements out of $x_{1,x_{2}}, \dots, x_{n}$. For example, in the case of n = 3, p = 2,

 $\tilde{\Sigma}_{3}(x_{1}, x_{2}, x_{3}) = x_{1}x_{2} \oplus x_{2}x_{3} \oplus x_{3}x_{1}$

 $(\underline{\text{Definition 2}}) \quad \bigvee_{i=1}^{n} a_i = a_1 \vee a_2 \vee \cdots \vee a_n$

§ 2. Fundamental Equation of Computing Networks

 $A_1 + A_2 + \dots + A_n = d_m 2^m + d_{m-1} 2^{m-1} + \dots + d_1 2 + d_0$

where A_i ($n \ge i \ge 1$) : unknowns whose value is either 1 or 0,

 $d_i (m \ge i \ge 0)$: known quantities whose value is either 1 or 0,

: an maximum integer satisfying $2^m \leq n$.

Eq. (1) can be considered as the fundamental equation of computing networks as indicated below. The essential part of this section is devoted to represent each d_i by the logical combination of each A_i . In the first place, the lemma which is necessary to solve Eq. (1) is discussed.

-2 -

(Lemma 1) When $A_1 + A_2 = d_1 2 + d_0$, $d_0 = A_1 \bigoplus A_2$ and $d_1 = A_1 \cdot A_2$

are obtained. It is a particular case of Eq.(1), when n=2.

(Proof) It is a well known fact.

 $\frac{(\text{Theorem 1})^4}{d_i = \sum_{n=1}^{2^i} (A_1, A_2, \dots, A_n)}$

(2)

is obtained.

(Proor) This is proved by the mathematical induction.

(i) For i = 0, it is discussed below.

 $d_0 = A_1 \oplus A_2 \oplus \dots \oplus A_n \tag{3}$

can be proved.

Let the following relations hold.

| $A_2 + A_1 = b_1 2 + a_1$ |) | |
|---------------------------|---|-----|
| $A_3 + a_1 = b_2 2 + a_2$ | | |
| $A_4 + a_2 = b_3 2 + a_3$ | > | (4) |
| | | |

$$A_n + a_{n-2} = b_{n-1}2 + a_{n-1}$$

where the value of each a; and b; are either 1 or 0.

Adding the respective sides of each of relations represented by (4),

 $A_1 + A_2 + \dots + A_n = (b_1 + b_2 + \dots + b_{n-1}) 2 + a_{n-1}$ (5)

is obtained. From (1) and (5),

 $d_0 =$

$$a_{n-1}$$
 (6)

and

Ь

$$1 + b_2 + \dots + b_{n-1} = d_m 2^{m-1} + d_{m-1} 2^{m-2} + \dots + d_2 2 + d_1$$
(7)

are obtained. And, applying (Lemma 1) to each equation of (4),

Thus by induction it is proved that the theorem holds for all permissible values of i.

- 5 -

Some properties of $\sum_{n}^{2^{i+1}}$ and the relation between a canonical form and exclusive-or expansion of the boolean function, which are necessary for this paper, will be discussed.

$$(\underline{\text{Theorem } 2})^{4} \quad \text{When}$$

$$\stackrel{n \ge 2^{r_{1}} + 2^{r_{2}} + \dots + 2^{r_{k}}}{\text{and}}$$

$$o \le r_{1} < r_{2} < \dots < r_{k}$$

$$(16)$$
hold, following relation
$$\stackrel{2^{r_{1}} + 2^{r_{2}} + \dots + 2^{r_{k}}}{\sum_{n} e^{(\sum_{k})} \cdot (\sum_{k}) \dots (\sum_{n})} \qquad (17)$$

holds.

(Proof) When $k \equiv 1$, as each side of Eq.(17) is equal to $\sum_{n=1}^{2^{\ell_1}}$, validity of the theorem is obvious. Next, assuming that the theorem holds for k, it is proposed to show that the theorem holds for k+1, too.

For (k+1), instead of k, the condition (16) becomes

$$n \ge 2^{r_1} + 2^{r_2} + \dots + 2^{r_{k+1}}$$

$$o \le r_1 < r_2 < \dots < r_k < r_{k+1}$$
(18)

From the assumption, that the theorem holds for k ,

$$\binom{2^{r_1}}{\binom{\Sigma}{n}} \cdot \binom{2^{r_2}}{\binom{\Sigma}{n}} \cdots \cdots \binom{2^{r_k}}{\binom{\Sigma}{n}} \cdot \binom{2^{r_{k+1}}}{\binom{\Sigma}{n}} = \binom{2^{r_1} + 2^{r_2} + \dots + 2^{r_k}}{\binom{\Sigma}{n}} \cdot \binom{2^{r_{k+1}}}{\binom{\Sigma}{n}}$$
(19)

holds. From (18), it follows that

$$2^{r_{k+1}} > 2^{r_1} + 2^{r_2} + \dots + 2^{r_k}$$

(20)

Let x and y be any of the terms belonging to $\sum_{n}^{2^{r}1+2^{r}2+\ldots+2^{r}k}$ and $\sum_{n}^{2^{r}k+1}$ respectively. Number of variables of y are more than those of x. The three different cases arise.

terms will be identical for a particular i and a particular y.

Explanation of t and s in case (ii), (Theorem 2).

Fig. 4

In general,

$2^{\mu}C_{\nu}$ = an even number

-7-

holds for any positive integer u and v, where $v < 2^u$ Therefore, (21) and (22) are also an even numbers. Therefore, the number of terms which are obtained each from the case (i) and (ii) is even, and a particular group of terms, as indicated above, contains the same member even number of times. As they are combined by exclusive-or operator, the result of the combination is equal to 0. Therefore, it is enough to consider only the case (iii). After performing the logical product of the right hand side of Eq.(19)

 $\overset{2^{r_1}+2^{r_2}+\cdots+2^{r_k}}{\varSigma}$

is obtained. Therefore, $\begin{pmatrix} 2^{r_{1+2}r_{2}+\ldots+2^{r_{k}}} \\ (\Sigma \end{pmatrix} \cdot \begin{pmatrix} 2^{r_{k+1}} \\ \Sigma \end{pmatrix} = \sum_{n}^{2^{r_{1+2}r_{2}+\ldots+r_{k+1}}} .$

(23)

Thus the theorem for (k+1) is proved.

 $\begin{array}{c} \underline{(\text{Theorem 3})} & \text{When } n < 2^{r_1} + 2^{r_2} + \dots + 2^{r_k} \text{ and } n \ge 2^{r_i} \text{ for any } i \ (1 \le i \le k \) \text{hold,} \\ & \begin{pmatrix} 2^{r_1} \\ \sum \\ n \end{pmatrix} \cdot \begin{pmatrix} 2^{r_2} \\ \sum \\ n \end{pmatrix} \cdots \begin{pmatrix} 2^{r_k} \\ \sum \\ n \end{pmatrix} = 0 \end{array}$

holds.

(Proof) Let m be

13

 $n < 2^{r_1} + 2^{r_2} + \dots + 2^{r_k} = m$.

Considering $A_1+A_2+\cdots+A_n+A_{n+1}+\cdots+A_m$, $m 2^{r_1} 2^{r_2} 2^{r_k}$

$$= \left(\begin{array}{c} \Sigma \\ m \end{array}\right) \left(\begin{array}{c} \Sigma \\ m \end{array}\right) \cdots \left(\begin{array}{c} \Sigma \\ m \end{array}\right)$$

is obtained from (Theorem 2). Here, letting $A_{n+1} = A_{n+2} = \dots = A_m = 0$,

- 8 -

and

S

 $\sum_{m} = 0$

$$\sum_{m}^{2^{r_1}} \left(\begin{array}{c} 2^{r_2} \\ \Sigma \\ m \end{array} \right) \left(\begin{array}{c} 2^{r_2} \\ \Sigma \\ m \end{array} \right) = \left(\begin{array}{c} 2^{r_k} \\ \Sigma \\ n \end{array} \right) \left(\begin{array}{c} 2^{r_2} \\ \Sigma \\ n \end{array} \right) \cdots \left(\begin{array}{c} 2^{r_k} \\ \Sigma \\ n \end{array} \right)$$

are obtained. Therefore the theorem holds.

Now, in order to get relations between a canonical form and exclusive-or expansion of a boolean function for convenience of logical calculation, let us define F and f as follows.

F is the canonical form of n variables x_1 , x_2 , ..., x_n of a any boolean function, i.e.

 $F = f_0 x_1' x_2' \cdots x_n \vee f_1 x_1 x_2' x_3' \cdots x_n \vee f_2 x_1' x_2 x_3' \cdots x_n$ $\vee \cdots \vee f_{12} x_1 x_2 x_3' \cdots x_n' \vee \cdots \vee f_{12} \cdots x_1 x_2 \cdots x_n$

and f is the exclusive-or expansion expressed by

 $f = f_0 \oplus f_1 x_1 \oplus f_2 x_2 \oplus \dots \oplus f_{12} x_1 x_2 \oplus \dots \oplus f_{12} \dots x_1 x_2 \dots x_n$ (25) where, $f_0, f_1, f_2, \dots, f_{12}, \dots, f_{12} \dots \dots a$ are either 1 or 0.

(24)

The relation between F and f is as follows. If all logical sum symbols in F are replaced by exclusive-or symbols and if negated variables appearing in the fundamental products are omitted, the resulting expression is f. Term 1 will apper in f if there exists fundamental product $x'_1x'_2$ x'_n in F. Conversely, F can be obtained from f if exclusive-or symbols are replaced by logical sum symbols and if each product is multiplied by the missing variables, each in negated form. If there exists a term 1 in f, the fundamental product $x'_1x'_2$ x'_n

- 9 should appear in F. So, it can be seen that F and f has one to one correspondence. Let the relation be express by $F \iff f$. Then the following theorem is obtained. (Theorem 4)⁵ When (i), (ii), (iii) and (iv) hold, F = gwhere (i) F: a canonical form of n variables x_1, x_2, \dots, x_n $F \iff f$ 11 of a boolean function, $g \iff G$ G: a canonical form of n variables x_1, x_2, \dots, x_n (ii) Fig.5 The relation among of a boolean function, F, f, G and g in (Theorem 4). (iii) $F \Leftrightarrow f$, f = G, (iv) G c R. (Proof) From (iii) and (iv), as G is a canonical form of f, let G be $G = g_0 x_1 x_2 \cdots x_n \vee g_1 x_1 x_2 \cdots x_n \vee g_2 x_1 x_2 x_3 \cdots x_n$ $\vee \cdots \vee g_{12}x_1x_2x_3'\cdots x_n' \vee \cdots \vee g_{12}\cdots x_1x_2\cdots x_n$ (26)Hence, $g = g_0 \oplus g_1 x_1 \oplus g_2 x_2 \oplus \cdots \oplus g_{12} x_1 x_2 \oplus \cdots \oplus g_{12} \dots x_1 x_2 \cdots x_n$ (27)is obtained. Now, let a canonical form of 8 be H, i.e. $\mathbf{H} = h_0 x_1' x_2' \cdots x_n' \vee h_1 x_1 x_2' \cdots x_n' \vee h_2 x_1' x_2 x_3' \cdots x_n'$ (28) $\vee \cdots \vee \wedge h_{12}x_1x_2x_3'\cdots x_n' \vee \cdots \vee \wedge h_{12}\cdots n x_1x_2\cdots x_n$ Let F and f be represented by (24) and (25) respectively. Equating (25) with (26), and assigning suitable values, either 0 or 1, to each of x1,x2,, xn, $g_0 = f_0$ $g_1 = f_0 \oplus f_1$, $g_2 = f_0 \oplus f_2$, (29) $g_{12} = f_0 \oplus f_1 \oplus f_2, \ g_{13} = f_0 \oplus f_1 \oplus f_3, \dots$ $g_{12} \dots n = f_0 \oplus f_1 \oplus f_2 \oplus \dots \oplus \oplus f_{12} \oplus \dots \oplus \oplus f_{12} \dots n$

are obtained, i.e. in general,

$$g_{i_1i_2\cdots i_k} = f_0 \oplus \sum_{k=1}^{1} f_{j_1} \oplus \sum_{k=1}^{2} f_{j_1j_2} \oplus \cdots \oplus \bigoplus_{k=1}^{k-1} f_{j_1j_2} \dots f_{k-1} \oplus f_{i_1i_2\cdots i_k}$$
(30)

- 10 -

is obtained. Solving (29) or (30) for f,

$$f_{i_1 i_2 \dots i_k} = g_0 \oplus \sum_{k}^{1} g_{j_1} \oplus \sum_{k}^{2} g_{j_1 j_2} \oplus \dots \oplus \sum_{k}^{k-1} g_{j_1 j_2} \dots g_{k-1} \oplus g_{i_1 i_2} \dots g_{i_k}$$
(31)

is obtained, where (31) is quite similar to (30). Eq.(31) can be obtained by exchanging F and g. The exact proof of (31) can be had by mathematical induction, as indicated below.

Assume that (31) holds until $f_{i_1i_2\cdots i_{k-1}}$, i.e.

$$f_{i_1 i_2 \cdots i_{k-1}} = g_0 \oplus \sum_{k}^{1} g_{j_1} \oplus \sum_{k}^{2} g_{j_1 j_2} \oplus \cdots \sum_{k}^{k-2} g_{j_1 j_2} \cdots g_{k-2} \oplus g_{i_1 i_2} \cdots g_{k-1}$$
(31)

From (30),

$$f_{i_{1}i_{2}}\cdots i_{k} = f_{0} \oplus \sum_{k}^{1} f_{j_{1}} \oplus \sum_{k}^{2} f_{j_{1}j_{2}} \oplus \cdots \oplus \sum_{k}^{k-1} f_{j_{1}j_{2}}\cdots j_{k-1} \oplus g_{i_{1}i_{2}}\cdots i_{k}$$
(31")

is obtained. Value of each $f_0, f_1, f_2, \ldots, f_{12}, \ldots$ is known in term of some of $g_0, g_1, g_2, \ldots, g_{12}, \ldots$ from (31'). Substituting these values in (31"), the value of $f_{i_1 i_2 \ldots i_k}$ is known exclusively in term of $g_0, g_1, g_2, \cdots g_{12}, \cdots$. The number of times each $g_0, g_1, g_2, \ldots, g_{12}, \ldots$ occurs is odd as explained below. Considering the general term $g_{i_1 i_2 \ldots i_l}$ (l < k), the member of times, it occurs, is

 $1 + k - l C_1 + k - l C_2 + \dots + k - l C_{k-1} - l = 2^{k-l} - 1 = o dd$

Ls these are combined by exclusive-or operation, any even number of such terms
will always be zero. So the equation (31) is obtained.

On the other hand, as (31) holds from the relation between (25) and (26),

- 11 similarly from (27) and (28), $\begin{array}{c} \text{Harly from } (z_{1}) & \text{from } (z_{1}) \\ \downarrow \\ i_{1}i_{2}\cdots & i_{k} = g_{0} \oplus \sum_{k}^{1} (g_{i_{1}}g_{i_{2}}\cdots g_{i_{k}}) \oplus \sum_{k}^{2} (g_{i_{1}}g_{i_{2}}\cdots g_{i_{k}}) \oplus \cdots \oplus \sum_{k}^{k-1} (g_{i_{1}}g_{i_{2}}\cdots g_{i_{k-1}}) \oplus g_{i_{1}i_{2}}\cdots i_{k} \\ (32) \end{array}$ is obtained. merefore, from (31) and (32), $h_{i_1i_2}\cdots i_k=f_{i_1i_2}\cdots i_k$ and $h_0=f_0$ hold. Therefore, F = H = g(Remark 1) The relationship, between different members, involved in (Theorem is represented by Fig.5. In the proof mentioned above starting from F, F = F was proved. As a matter of fact, beginning from any of the members F, f, G and g, the theorem can be proved. $(Note 1)^5$ $F \oplus f$ is an invariant with respect to the transformation \iff , It is proved easily as mentioned below. Let canonical form of $F \oplus f$ be Kand let k be defined by $K \Leftrightarrow k$. From (24) and (26), $F \oplus f = \{ f_0 x_1' x_2' \cdots x_n' \oplus f_1 x_1 x_2' \cdots x_n' \oplus \cdots \oplus f_{12} \cdots x_n x_1 x_2 \cdots x_n \}$ $\oplus \{g_0x_1x_2\cdots x_n \oplus g_1x_1x_2\cdots x_n \oplus \cdots \oplus g_{12} \cdots x_1x_2 \cdots x_n\}$ $= (f_0 \oplus g_0) x'_1 x'_2 \cdots x'_n \oplus (f_1 \oplus g_1) x_1 x'_2 x'_3 \cdots x'_n \oplus \cdots \oplus (f_{12} \dots n \oplus g_{12} \dots n) x_1 x_2 \cdots x_n$ $= (f_0 \oplus g_0) x'_1 x'_2 \cdots x'_n \vee (f_1 \oplus g_1) x_1 x'_2 x'_3 \cdots x'_n \vee \cdots \vee (f_{12} \dots m \oplus g_{12} \dots m) x_1 x_2 \cdots x_n$ = K(34) is obtained. On the other hand, from (33) and (25) $F \oplus f = \{ g_0 \oplus g_1 x_1 \oplus \dots \oplus g_{12} \dots n x_1 x_2 \dots x_n \}$ $\oplus \{f_0 \oplus f_1 x_1 \oplus \dots \oplus f_{12} \dots x_1 x_2 \dots x_n \}$ $= (f_0 \oplus g_0) \oplus (f_1 \oplus g_1) x_1 \oplus \dots \oplus (f_{12} \dots n \oplus g_{12} \dots n) x_1 x_2 \dots x_n$ (35)- 1 is obtained. Therefore, from (34) and (35), K = k

- 12 -Example Let $_F$ be as follows. $F = x'y'z' \lor xyz'$ $\therefore f = 1 \oplus x y$ $= x'y' \lor xy' \lor x'y$ $= (x'y' \lor xy' \lor x'y)(z \lor z')$ $\therefore G = f$ $= x'y'z' \lor xy'z' \lor x'yz' \lor x'y'z \lor xy'z \lor x'yz$ $\therefore g = 1 \oplus x \oplus y \oplus z \oplus xz \oplus yz$ Therefore, from (Theorem 4), F = g holds, i.e. $x'y'z' \lor xyz' = 1 \oplus x \oplus y \oplus z \oplus x = yz$ is obtained. \$ 3. n Input Parallel Binary Adder § 3.1 General Theory Let X_1 , X_2 ,, X_n be non negative number with m digits in binary system, i.e. (36) $X_{i} = x_{im} 2^{m} + x_{i(m-1)} 2^{m-1} + \dots + x_{i1} 2 + x_{i0}$ where $1 \leq i \leq n$. Then, $X_1 + X_2 + \dots + X_n = (x_{1m} + x_{2m} + \dots + x_{nm}) 2^m$ + $(x_1 (m-1) + x_2 (m-1) + \dots + x_n (m-1)) 2^{m-1}$ dril lot day faret barry for and far an derived or $+(x_{11}+x_{21}+\cdots+x_{n}) 2$ (37) $+(x_{10}+x_{20}+\cdots+x_{no})$ is obtained. Let doo, dio, ..., dio, ..., each one or zero, be such that $(37) = d_{00} + d_{10} 2 + d_{20} 2^2 + \dots + d_{i0} 2^i + \dots ,$ (38)so d_{00} , ..., d_{io} , ..., is the answer for $(X_1 + X_2 + \dots + X_m)$. Circuit for dio is represented by a block diagram as shown in Fig.6, where (R_1, R_2, \ldots, R_t) and (S_1, S_2, \ldots, S_t) are the carries from

- 13 the (i-1) th digit, and to the (i+1) th digit respectively. Each of every R and every S is either 1 or 0. In general, this relation is expressed by $x_{1i} + x_{2i} + \dots + x_{ni} + R_1 + R_2 + \dots + R_t = (S_1 + S_2 + \dots + S_t) 2 + d_{i_0}$ (39)where , is defined by minimum integer satisfying Fig.6 Block diagram of the *i*th digit of *n* input parallel $n+t \leq 2t+1$ (40)Therefore binary adder. $V(R_1, R_2, \dots, R_t)$ ->(dio) :. min.(t) = n-1x1i, x2i,, xni (41) is obtained. Therefore, Eq.(39) (S_1, S_2, \cdots, S_t) Fig. 6 becomes $x_{i1} + x_{i2} + \dots + x_{in} + R_1 + R_2 + \dots + R_{n-1} = (S_1 + S_2 + \dots + S_{n-1}) + d_{i0}(42)$ Accordingly, from now onwards, let us consider (39) in the form given below. $x_1 + x_2 + \dots + x_n + R_1 + R_2 + \dots + R_{n-1} = (S_1 + S_2 + \dots + S_{n-1}) + 2 + d_0$ (43)Let A_i , B_i and C_i be defined as $A_i = \sum_{i=1}^{k} (x_1, x_2, \dots, x_n)$ (44) $B_i = \frac{i}{n-1} (R_1, R_2, \dots, R_{n-1})$ (45) and $C_i = \sum_{n=1}^{i} (S_1, S_2, \dots, S_{n-1})$ (46) And let $d_m, d_{m-1}, \ldots, d_1$ and d_o be defined by $x_1 + x_2 + \dots + x_n + R_1 + R_2 + \dots + R_{n-1} = (S_1 + S_2 + \dots + S_{n-1}) + 2 + d_0$ (43) $= d_m 2^m + d_m - 12^{m-1} + \dots + d_1 2 + d_o$, (47)where m is the maximum integer satisfying $2^m \leq (2n-1)$. Then, from (43) and (47) (48) $S_1 + S_2 + \dots + S_{n-1} = d_m 2^{m-1} + d_{m-1} 2^{m-2} + \dots + d_2 2 + d_1$ is obtained. Following relations can be obtained from (Theorem 1), i.e.

$$$$

$$C_{2i-1} = f(A_1, A_2, A_{22}, \dots, A_{2i}; B_1, B_2, B_{22}, \dots, B_{2i})$$

for $2^i \le n-1$, so $1 \le i \le m-1$

 $C_{2m-1} = f(A_1, A_2, A_{2^2}, \dots, A_{2^m}; B_1, B_2, B_{2^2}, \dots, B_{2^{m-1}})$

- 15 -

for $2^{i}=n=2^{m}$, so i=m.

and

(57)

 d_0 is the answer of the *i* th digit and is to be determined. From (49) in order to obtain *d*, it is necessary to get informations of *B* from the (*i*-1) th digit. To determine the (*i*+1) th digit, similar information i.e. about C_1 , from the *i* th digit to the (*i*+1) th digit must be sent. In order to obtain information about C_1 , information about B_1 and B_2 must be got from the (*i*-1) th digit, from (50¹). Similarly, informations about C_2 must also be sent to the (*i*+1) th digit. Therefore, from (51¹), informations about B_4 must be got from the (*i*-1) th digit. Similar is the case for higher values of B_i and C_i . As *n*, the number of inputs are finite, the number of not identically zero B_i and C_i , is also finite, as above a certain value of *i*, each B_i and C_i is necessarily zero. So depending on the value of *n* the specific amount of information is reclived from the (*i*-1) th digit and certain amount of information is sent to the (*i*+1) th digit, by the *i* th digit. Eq.(57) determines the exact amount of information to be received and to be sent.

Procedure of determining the forms of such information is as follows.

First, expand (50') to a canonical form in A_1 and A_2 , i.e. $C_1 = (1 \oplus B_1 \oplus B_2) A_1 A_2 \vee (B_1 \oplus B_2) A_1 A_2 \vee (1 \oplus B_2) A_1 A_2 \vee B_2 A_1 A_2$ (58) From (58) as informations $1 \oplus B_1 \oplus B_2$, $B_1 \oplus B_2$, $1 \oplus B_2$, B_2 come from the (*i*-1) th digit, informations $1 \oplus C_1 \oplus C_2$, $C_1 \oplus C_2$, $1 \oplus C_2$ and C_2 must be sent to the (*i*+1) th digit. Next, expand $(1 \oplus C_1 \oplus C_2)$, $(C_1 \oplus C_2)$, $(1 \oplus C_2)$, and (C_2) to a canonical form in

$$A_{1}, A_{2} \text{ and } A_{4} \text{ with the help of } (50^{\circ}), (51^{\circ}), (54) \text{ and } (55). \text{ Then,}$$

$$(C_{1} \oplus C_{2}) = (B_{1}B_{2} \oplus B_{4})A_{1}A_{2}A_{4} \vee (1 \oplus B_{1}B_{2} \oplus B_{4})A_{1}A_{2}A_{4}'$$

$$\vee (1 \oplus B_{1} \oplus B_{2} \oplus B_{1}B_{2} \oplus B_{4})A_{1}A_{2}A_{4} \vee B_{4}A_{1}A_{2}A_{4}$$

$$\vee (B_{1} \oplus B_{2} \oplus B_{1}B_{2} \oplus B_{4})A_{1}A_{2}A_{4} \vee (1 \oplus B_{4})A_{1}A_{2}A_{4}'$$

$$\vee (1 \oplus B_{2} \oplus B_{4})A_{1}A_{2}A_{4} \vee (B_{2} \oplus B_{4})A_{1}A_{2}A_{4} \vee (52) \oplus B_{4} A_{1}A_{2}A_{4} \wedge (52) \oplus B_{4} A_{4} \wedge$$

- 16 -

 $C_{2} = \; (\; 1 \oplus B_{1} \oplus B_{2} \oplus B_{1} B_{2} \oplus B_{4}) A_{1} A_{2} A_{4} \vee (\; B_{1} \oplus B_{2} \oplus B_{1} B_{2} \oplus B_{4}) A_{1} A_{2} A_{4}'$ \vee (1 \oplus B₁ B₂ \oplus B₄) A₁ A'₂ A₄ \vee (1 \oplus B₂ \oplus B₄) A'₁ A₂ A₄ $\vee (B_1 B_2 \oplus B_4) A_1 A'_2 A'_4 \vee (B_2 \oplus B_4) A'_1 A_2 A'_4$ $\vee (1 \oplus B_4) A'_1 A'_2 A_4 \vee B_4 A'_1 A'_2 A'_4$ (60)

are obtained. Canonical forms of $(1 \oplus C_1 \oplus C_2)$ and $(1 \oplus C_2)$ may put negation to the coefficients of (59) and (60) respectively. From (59) and (60), information " $1 \oplus B_1 \oplus B_2 \oplus B_1 B_2 \oplus B_4$ ", " $B_1 \oplus B_2 \oplus B_1 B_2 \oplus B_4$ ", " $1 \oplus B_1 B_2 \oplus B_4$ ", $= B_1 B_2 \oplus B_4 ", " 1 \oplus B_2 \oplus B_4 ", B_2 \oplus B_4 ", " 1 \oplus B_4 ", " B_4 " is$ received from the (*i*-1) th digit, and information $(1 \oplus C_1 \oplus C_2 \oplus C_1 C_2 \oplus C_4)$, $(C_1 \oplus C_2 \oplus C_1 C_2 \oplus C_4), (1 \oplus C_1 C_2 \oplus C_4), (C_1 C_2 \oplus C_4), (1 \oplus C_2 \oplus C_4), (C_2 \oplus C_4$ $1 \oplus C_4$), (C_4) must be sent to the (i+1) th digit.

As already pointed out the procedure is finite. In general, let a canonical form of ${}_{nC_{2}i-1}$ in $A_{1,A_{2},A_{2}2}$, variables be represented by

$$c_{2} i - 1 = \bigvee_{a=1}^{2^{n+1}} f_{a}^{i} (B_{1}, B_{2}, \dots, B_{2i}) p_{a}^{i} (A_{1}, A_{2}, \dots, A_{2i}) for 2^{i} \leq n$$

$$c_{2} = -1 = \bigvee_{a=1}^{2^{m+1}} f_{a}^{m} (B_{1}, B_{2}, \dots, B_{2^{m-1}}) p_{a}^{m} (A_{1}, A_{2}, \dots, A_{2^{m}}) for 2^{i} = n = 2^{m}$$

$$(61)$$

where p_{α}^{i} is a fundamental product of A_{1} , A_{2} , A_{2}^{2} , ..., A_{2i} and f_{α}^{i} is the corresponding coefficient.

Now, consider $f_{\alpha}^{i}(C_{1}, C_{2}, \dots, C_{2i})$ for each *i* and let a canonical form of $f_{\alpha}^{i}(C_{1}, C_{2}, \dots, C_{2i})$ in the variable $A_{1}, A_{2}, A_{2^{2}}, \dots$ represented by

 $f_{\alpha}^{i}(C_{1}, C_{2}, \dots, C_{2}i) = \bigvee_{\beta=1}^{2^{i+2}} g_{\beta}^{i}(B_{1}, B_{2}, \dots, B_{2}i+1)P_{\beta}^{i}(A_{1}, A_{2}, \dots, A_{2}i+1)(62)$ where P_{β}^{i} is a fundamental product of $A_{1}, A_{2}, A_{2}^{2}, \dots, A_{2}^{i+1}$ and g_{β}^{i} is the corresponding coefficient.
And if there exist some g_{β}^{j} which are different from any f_{α}^{i} , the above

mentioned procedure will continue.

On the other hand, $C_1, C_2, \ldots, C_{2^{m-3}}$ and $C_{2^{m-2}}$ or $C_{2^{m-1}}$ are a boolean function which has at most m variables concerning $B_1, B_2, B_{2^2}, \ldots, B_{2^{m-1}}$. Therefore, a number of boolean functions of $B_1, B_2, \ldots, B_{2^{m-1}}$ is 2^{2^m} at most, accordingly a number of f_a^i, g_β^j , which are different from each other is 2^{2^m} at most. Therefore, the procedure finishes after the definite stage.

 p_a^i $(A_1, A_2, \ldots, A_{2i})$ is the fundamental product of $A_1, A_2, A_{22}, \ldots, A_{2i}$. Therefore, each p_a^i (fixed *i*) is different from each other. So is the case with P_{β}^i etc.



- 17 -

Therefore, the i th digit circuit can be constructed as shown in Fig. 7 without any sneak path. (cf. Note 2)

The details and the economizing method of the circuit are discussed in the following sections with the help of several examples.

(Note 2) In general, there is no sneak path in the circuit represented by the following relation (as shown in Fig. 8) i.e.

$$\begin{array}{c} x = a_1 \ B_1 \lor a_2 \ B_2 \lor \cdots \lor a_n \ B_n \\ y = b_1 \ B_1 \lor b_2 \ B_2 \lor \cdots \lor b_n \ B_n \end{array}$$
(63)

where, $a_i a_j = 0$ and $b_i b_j = 0$ for any i, j ($i \neq j$).



Fig.8 - The circuit representation of Eq.(63).

Therefore, when each a_1 , a_2 , ..., a_n is a fundamental product different from other, in same variables and so is the case with b_1 , b_2 , ..., b_n , if a circuit as shown in Fig.8 is constructed, there is no sneak path.

(Note 3) It is enough to obtain only d_0 as the answer for the *i* th digit. However, d'_2 is also obtained in Fig. 7. It is so, because d'_0 is essential for self-checking. By having a terminal for d'_0 it is very easy to carry out self-checking simultaneously with the calculations as $d_0 = (d'_0)'$.

24

If there exists some trouble in the circuit, d_0 may be equal to d'_0 and so long as $d_0 \neq d'_0$, it is positively certain that the concerned circuit is free from trouble.

- 19 -

2 Input Binary Adder (Full Adder) \$3.2 This is a particular case of (43) when n = 2. (64) $x + y + R = S_2 + d$ is obtained. From (49) and (53"), $d = A_1 \oplus R$ (65) $S = A_2 \oplus A_1 R$ (66) are obtained, where $A_1 = x \oplus y$ (67) $A_2 = x y$ From (66), $S = A_1 A_2' R \vee A_1' A_2$ (68) $= (x \oplus y) R \vee x y$ (681) is obtained. Therefore, $S' = (1 \oplus x \oplus y) R' \vee x' y'$ (69) is obtained. And from (65) and (67), $d = x \oplus y \oplus R$ = $(1 \oplus x \oplus y) R \vee (x \oplus y) R'$ (70) accordingly, $d' = (x \oplus y) R \vee (1 \oplus x \oplus y) R'$ (71) are obtained. Therefore, if a desired circuit is constructed using relays, Fig.9 is obtained.


are obtained, and from (44), (45) and (46),

$$A_{1} = x \oplus y \oplus z , A_{2} = xy \oplus yz \oplus zx , A_{3} = xyz = A_{1} \cdot A_{2}$$

$$B_{1} = R_{1} \oplus R_{2} , B_{2} = R_{1} R_{2} , B_{1} B_{2} = B_{3} = 0$$

$$C_{1} = S_{1} \oplus S_{2} , C_{2} = S_{1} S_{2} , C_{1} C_{2} = C_{3} = 0$$
(74)

- 21 -

From (73),

$$C_{1} = (1 \oplus B_{1} \oplus B_{2}) A_{1} A_{2} \vee (B_{1} \oplus B_{2}) A_{1} A'_{2} \vee (1 \oplus B_{2}) A'_{1} A_{2} \vee B_{2} A'_{1} A'_{2}$$

$$C_{2} = (B_{1} \oplus B_{2}) A_{1} A_{2} \qquad \forall B_{2} A'_{1} A_{2}$$

$$(75)$$

are obtained. Therefore, in order to perform the procedure as mentioned in § 3.1, it is necessary to obtain $(1 \oplus C_1)$, $(1 \oplus C_2)$, $(C_1 \oplus C_2)$ and $(1 \oplus C_1 \oplus C_2)$.

From (72),

$$\begin{array}{c} (1 \oplus C_1) = (B_1 \oplus B_2) A_1 A_2 \vee (1 \oplus B_1 \oplus B_2) A_1 A_2' \vee B_2 A_1' A_2' \vee (1 \oplus B_2) A_1' A_2' \\ (1 \oplus C_2) = (1 \oplus B_1 \oplus B_2) A_1 A_2 \vee A_1 A_2' \vee (1 \oplus B_2) A_1' A_2' \vee A_1' A_2' \\ (C \oplus C_2) = A_1 A_2 \vee (B_1 \oplus B_2) A_1 A_2' \vee A_1' A_2 \vee B_2 A_1' A_2' \\ (1 \oplus C_1 \oplus C_2) = (1 \oplus B_1 \oplus B_2) A_1 A_2' \vee (1 \oplus B_2) A_1' A_2' \\ (1 \oplus B_1 \oplus B_2) A_1 A_2' \vee (1 \oplus B_2) A_1' A_2' \end{pmatrix}$$
are obtained. In this case, as been clear from (73), (75) and (76), informations received from the (*i*-1) th digit, are B_1 , $(1 \oplus B_1)$, $(1 \oplus B_1 \oplus B_2)$, $(B_1 \oplus B_2)$, $(1 \oplus B_2)$, (B_2) only and informations sent to the (*i*+1) th digit are C_1 , $(1 \oplus C_1)$, $(1 \oplus C_1 \oplus C_2)$, $(C_1 \oplus C_2)$, $(1 \oplus C_2)$, (C_2) only. Therefore, the procedure which is described in 3.1 finishes in only 3 stages. In this case, as $B_1B_2 = B_3 = 0$ and $C_1C_2 = C_3 = 0$, from (74), $1 \oplus B_1 \oplus B_2 = B_1' B_2' = B_1 = C_1' C_2' = C_1 = B_1' B_2 = B_2 = C_1' C_2' = B_1' B_2' = B_1 = C_1' C_2 = C_1 = C_1 = C_2 = C_1 = C_2 = C_1 = C_2 = C_1 = C_2 = C_1 = C_1 = C_2 = C_1 = C_2 = C_2 = C_2 = C_1 = C_2 = C_2 = C_2 = C_1 = C_2 = C_2 = C_2 = C_1 = C_2 = C_1 = C_2 = C_2 = C_2 = C_1 = C_2 = C_2 = C_2 = C_1 = C_2 = C_2 = C_2 = C_1 = C_2 = C_1 = C_2 = C_2 = C_2 = C_1 = C_2 = C_2 = C_1 = C_2 = C_1 = C_2 = C_2 = C_2 = C_1 = C_2 = C_1 = C_2 = C_1 = C_2 = C_1 = C_2 = C_2 = C_2 = C_1 = C_2 = C_2 = C_1 = C_2 = C_2 = C_1 =$

| | B 1 | 1⊕B 1 | B 2 | 1⊕B 2 | $B_1 \oplus B_2$ | $1 \oplus B_1 \oplus B_2$ | 1 |
|-----------|----------|----------------------|---------------|----------------------------------|-------------------------------|---------------------------|------|
| C 1 | 0 | 0 | $A'_1 A'_2$ | A'1 A 2 | A1 A2 | A 1 A 2 | 0 |
| 1⊕C 1 | 0 | 0 | Å1 Å2 | $A'_1 A'_2$ | A 1 A 2 | A1 A'2 | 0 |
| C 2 | 0 | 0 | Å1 A2 | 0 | A ₁ A ₂ | 0 | 0 |
| 1⊕C 2 | 0 | 0 | 0 | Å 1 A 2 | 0 | A 1 A 2 | A'2 |
| C 1⊕C 2 | 0 | 0 | A'1 A2 | 0 | $A_1 A_2$ | 0 | A 2 |
| 1⊕C 1⊕C 2 | 0 | 0 | 0 | $A'_1 A'_2$ | 0 | A 1 A'2 | 0 |
| d | A'1 | A1 | 0 | 0 | 0 | 0 | 0 |
| d' | A 1 | A'1 | 0 | 0 | 0 | 0 | 0 |
| | Table 1. | The coef and (75) | ficients • | B ₁ ,1⊕B ₁ | etc. (| of Eq. (73) | |
| | ž | - z' | hand and he | Pertabla | | o Termi al | 11 . |

- 22 -

are obtained.

Here, represent ${}_{3}C_{0,3}C_{1,3}C_{2}$ and ${}_{3}C_{3}$ circuit concerning x, y and z (for example, if they are constructed by relay circuit they are Fig. 11). From (74) and Fig. 11, (78) is obtained as shown below.

$$A'_{1}A'_{2} = D_{0}, A_{1}A'_{2} = D_{1}, A'_{1}A_{2} = D_{2}, A_{1}A_{2} = D_{3}$$
 (78)

- 23 -

On substituting above values in Table 1, Table 2 is obtained by considering (77).

| | B 1 | B'1 | B 2 | B'2 | B 1⊕B 2 | $B'_{1}B'_{2}$ | 1 |
|-------------------------|---------------------------------|-------------------------------|----------------|----------------|-----------------------|----------------|-------------------------------|
| C 1 | | | D _C | D ₂ | D 1 | D 3 | |
| <i>C</i> ′ ₁ | | | D ₂ | Do | D ₃ | D 1 | |
| C ₂ | | | D ₂ | | D 3 | | |
| C'2 | | | | D ₂ | | D 3 | D ₀ D ₁ |
| C₁⊕C₂ | | | D ₀ | | <i>D</i> ₁ | | D ₂ D ₃ |
| $C'_1 C'_2$ | | | | D 0 | | D 1 | |
| d | D ₀ D ₂ | D ₁ D ₃ | | | | | |
| ď | . D ₁ D ₃ | $D_0 D_2$ | | | | | |

Table 2. Table obtained by restating Table 1 in Terms of ${}_{n}C_{i}$ contacts *i.e.* D_{0} , D_{1} , D_{2} and D_{3} .

The desired circuit may be constructed by means of Table 2, but as $D_i \cdot D_j = 0$ for any $i, j (i \neq j)$ and $D_0 \vee D_1 \vee D_2 \vee D_3 = 1$ hold, the desired circuit can be further economized. That leads to Fig. 12.





| | | | | - 26 | | | | | |
|--------------------|---------------------------|---------------------|--|----------------------------------|---|--|--|-------------------------------|--|
| | | | | - | | | | | |
| | $1 \oplus B_1 \oplus B_2$ | B 1⊕ ^B 2 | 1⊕ ^B 2 | B 2 | $1 \oplus B_1 \oplus B_2 \\ \oplus B_1 B_2$ | $\begin{array}{c}B_1 \oplus B_2\\ \oplus B_1 B_2\end{array}$ | 1@ <i>B</i> ₁ <i>B</i> ₂ | B ₁ B ₂ | 1 |
| Cı | A1 A2.A4 | A 1 A 2 A 4 | A'1A 2A'4 | A'1A'2 | | | 1 | | |
| 1⊕€1 | $A_1 A_2' A_4'$ | A1A2A4 | A' ₁ A' ₂ | $A_1^{\prime}A_2^{}A_4^{\prime}$ | | | | | |
| 1⊕C1⊕C2 | | | A'1A'2A'4 | A' 1A' 2A 4 | A 1 A' 2 A' 4 | | | A 1 A 2 A 4 | |
| C1⊕C2 | | \square | A'1 A'2 A 4 | $A'_1 A'_2 A'_4$ | | $A_{1}A'_{2}A'_{4}$ | A 1A 2A'4 | | A'1 A 2 A'4 |
| 1⊕C2 | | | A'1 A2 A'4 | | A 1 A 2 A'4 | | $A_{1}A_{2}A_{4}'$ | | $A_1' A_2' A_4'$ |
| C2 | | | 1 | A'1 A 2 A'4 | | A 1 A 2 A 4 | | $A_1 A_2' A_4'$ | A' ₁ A' ₂ A ₄ |
| 1C1⊕C2⊕C1C2 | | | $A_1^{\prime}A_2^{\prime}A_4^{\prime}$ | | | | | | |
| C1 + C 2 + C 1 C 2 | | 1 | | A'_1 A'_2 A'_4 | | $A_1 A_2' A_4'$ | | | $A'_1 A_2 A'_4 \vee A_1 A_2 A'_4 \vee A'_1 A'_2 A'_4$ |
| 1⊕C1C2 | | | A'1 A'2 A 4 | | | | $A_1 A_2 A_4'$ | | $A'_{1}A'_{2}A'_{4} \vee A'_{1}A'_{2}A'_{4} \vee A'_{1}A'_{2}A'_{4}$ |
| C1C2 | | | | A'1 A'2 A4 | | | | $A_1 A_2 A_4'$ | |

Table 3 The relations between the input and output busses conditions of 4 input parallel binary adder.

In this case it is difficult to economize the desired circuit. Restating Table 3 in terms of ${}_{n}C_{i}$ contacts, i.e. D_{0} , D_{1} ,, D_{4} , Table 4 is obtained. Fig.14 is a desired circuit.



When $n \ge 4$ in (43) as this case, if a desired circuit is constructed by the contacts x, y, z and u etc., the number of contacts become very large. Therefore, it is better to construct it for practical use by the contacts D_i . The circuit of D_i is as shown in Fig.ll. And even if such the circuits D_i are settled in each digit, it takes only one step time through all digits.

- 28 -

\$3.5 2 Input Parallel Decimal Adder (Binary Coded Decimal)

Let X and Y be non negative decimal integer represented by

| X | = | $x^{3}2^{3}+x_{2}2^{2}+x_{1}2+x_{0}$ | (80) |
|---|---|--------------------------------------|------|
| 1 | = | $y_{3}2^{3}+y_{2}2^{2}+y_{1}2+y_{0}$ | () |

i.e. let X and Y be a binary coded decimal number. And let

 $Z = X + Y + C \tag{81}$

where C is a carry from the proceeding digit. Therefore, considering Z+6,

 $Z + 6 = (x_3 + y_3)2^3 + (x_2 + y_2 + 1)2^2 + (x_1 + y_1 + 1)2 + (x_0 + y_0 + C)$ (82)

is obtained. To expand the right hand side of (82) with power of 2, the following relation in Table 5 is considered, that is,

Coefficient of 2°: $x_0 + y_0 + C = C_1 2 + u_0$ Coefficient of 2¹: $x_1 + y_1 + 1 + C_1 = (C_2 + C_3) 2 + u_1$ Coefficient of 2²: $x_2 + y_2 + 1 + C_2 + C_3 = (C_4 + C_5) 2 + u_2$ Coefficient of 2³: $x_3 + y_3 + C_4 + C_5 = C_6 2 + u_3$

where each ui and C_i are either 1 or 0.

Table 5 Table obtained by expanding the right hand side

of Eq. (82) with power of 2.

| ere, as $Z+6 \leq 25$, the equation in the coefficient of 2 ³ in T i.e. only C_6) is enough. Considering the coefficients of hig | able 5, |
|--|---------------|
| i.e. only C_6) is enough. Considering the coefficients of hig | |
| | her power |
| f 2 is redundunt. Multiplying the equations of Table 5. by 2°. | $2^1, 2^2$ |
| ³ . respectively and summing up each side of the equations. | (81) |
| | (83) |
| $z \neq 0 = C_{62} + u_{32} + u_{22} + u_{12} + u_{0}$ | (0) |
| s obtained. Here the fortowing relation holds, | |
| $C_6 = 1$ when $Z \ge 10$ | (84) |
| $C_6 = 0$ when $z < 10$ | |
| Now, let Z represented by | |
| $Z = z_4 2^4 + z_3 2^3 + z_2 2^2 + z_1 2 + z_0,$ | (85) |
| $z_3 = u_3$, $z_2 = u_2$, $z_1 = u_1$, $z_0 = u_0$ | (86) |
| nold when $z \ge 10$ i.e. $C_{6=}$ l, and | |
| $u_{3}2^{3} + u_{2}2^{2} + u_{1}2 + u_{0} - 6 = z_{3}2^{3} + z_{2}2^{2} + z_{1}2 + z_{0}$ | (87) |
| nolds when $Z < 10$ <i>i.e.</i> $C_6 = 0$. | |
| From (87) | |
| $u_{3}2^{3}+u_{2}2^{2}+u_{1}2^{2}+u_{1}2+u_{0} = z_{3}2^{3}+(z^{2}+1)2^{2}+(z_{1}+1)2+z_{0}$ | (88) |
| is obtained. To expand the right hand side of (88) with power of | of 2, |
| Table 6 is considered. | |
| Coefficient of 2^0 : $z_0 = u_0$ | and the state |
| Coefficient of 2^1 : $z_1 + 1 = v_1 2 + u_1$ | |
| Coefficient of 2^2 ; $z_2 + 1 + v_1 = v_2 2 + u_2$ | |
| Coefficient of 2^3 , $z_3 + v_2 = u_3$ | |
| | |
| where each v_i is either i or \cup . | (00) |
| Table 6. Table obtained by expanding the right hand side of Eq. | . (00) |
| with power of 2. | |



\$3.6 The Computing Circuit represented the Solution of the Fundamental Equation.

Here, the case of n = 5 of the equation will be discussed, because the similarly method for any n is available.

- 32 -

Putting n = 5 in (1),

 $A_1 + A_2 + \dots + A_5 = d_2 2^2 + d_1 2 + d_0$ (92)

is obtained. Therefore from (Theorem 1),

$$d_0 = \frac{1}{5}, \quad d_1 = \frac{2}{5}, \quad d_2 = \frac{4}{5}$$
 (93)

are obtained. If (93) are constructed directly by relay circuits, it is necessary to have many contacts mounted on a relay, and larger the n, more the contacts. In the method mentioned below, only few contacts on each relay are enough even for very large value of n of Eq. (1).

Now, the following relations hold.

$$\begin{array}{c} A_1 + A_2 + A_3 = b_1 2 + a_1 \\ A_4^{-} + A_5 + a_1 = b_2 2 + a_2 \end{array}$$

$$(94)$$

 $b_1 + b_2 = d_2 2 + d_1 \tag{95}$

where each a_i and b_i are either 1 or 0. Adding each side of (94) and considering (95) and (92),

 $d_0 = a_2 \tag{96}$

are obtained. Applying (Theorem 1) to (94) and (95),

$$d_{0} = a_{2}$$

$$= A_{5} \oplus A_{4} \oplus A_{3} \oplus A_{2} \oplus A_{1}$$

$$d_{1} = b_{2} \oplus b_{1}$$

$$d_{2} = b_{1} \cdot b_{2}$$

$$a_{1} = A_{3} \oplus A_{2} \oplus A_{1}$$

$$b_{1} = A_{1}A_{2} \vee A_{2}A_{3} \vee A_{3}A_{1}$$

$$b_{2} = A_{4}A_{5} \vee A_{5}a_{7} \vee a_{1}A_{4}$$

$$(97)$$



Fig. 16 The circuit representing the solution of the fundamental equation.

When a parallel computing circuit is not desired, any computing circuit⁶⁻⁸ can be designed by means of the method, mentioned above, because, any computing circuit can be reduced as a special case of the fundamental equations.

§ 4. Selection Matrix

In this section it will be indicated that a well known selection matrix of diode also can be deduced from the fundamental equation.

Considering the case of $A_1 = A_2 = \dots A_n = 1$ in (1),

$$A_{r_1} \cdot A_{r_2} \cdots \cdots A_{r_{q_i}} = 1$$

is obtained for any combination r_1, r_2, \ldots, r_{2i} out of n .

 d_i is defined by Eq.(2). On right hand side of the equation, terms are combined by exclusive-or operation. They are ${}_{nC_2i}$ in number. Each of these, as indicated above, is equal to one. So,





 $(2^{\circ}), (2^{\circ})', (2^{1})$ and $(2^{1})'$.

Table 7 is a systematic arrangement of ${}^{n}C_{r}$, for varying n and r. Fig.17 is obtained from Table 7 by replacing some of ${}^{n}C_{r}$, each one of which is an odd number, by " \triangle " and the remaining ${}^{n}C_{r}$, each one of which is an even number, by ".". It is clear from Table 7 that each of the inclined line, which corresponds to r=2i, are clearly marked as shown in Fig. 18. For a particular value of n, the i th binary digit, is zero or one, depending upon the presence of " . " or " \triangle " at the intersection of the lines corresponding to n and 2i. That gives us the value of each di. Utilizing this property, selection matrix can be easily constructed. Each of the " \triangle " on the intersection of lines corresponding to 2^{i} and n is replaced by a diode. Dotted lines, each corresponding to 2^{i} lines are drawn, as shown in Fig.19. At the intersection of lines corresponding to $(2^{i})'$ and n a diode is recorded only if a diode is not recorded on the intersection of lines corresponding to (2^i) and n and vice versa as (2^i) and $(2^i)'$ must have opposite nature. The selection matrix represented by Fig. 19 is a familiar one which selects one terminal from $2^2 = 4$ terminals from information regarding (2^0) , $(2^0)'$, (2^1) and $(2^1)'$.

§ 5. Conclusion.

One of the procedures of designing n input parallel binary adder was described in §3.1, but it is also possible to design a desired circuit by the following procedure.

In general, when a boolean function $f(x_1, x_2, \dots, x_n; y_1, y_2, \dots, y_m)$ is given, it is possible to expand the function in a form such that

 $f(x_1, x_2, x_n; y_1, y_2, \dots, y_m) = \bigvee_{i=1}^{2^{2m}} g_i(x_1, x_2, \dots, x_n) h_i(y_1, y_2, \dots, y_m) (99)$ where $g_i \cdot g_j = 0$ for any i, j $(i \neq j)$ and h_i are all possible boolean functions of variables y_1, y_2, \dots, y_m , Maximum number of h_i can be 2^{2^m} . Suppose there exists i, j such that $g_i \cdot g_i = a \ge 0$. As all the possible functions of y_1, \dots, y_m are considered above, there exists h_k such that $h_i \lor h_j = h_k$. Making the coefficient of $h_i \cdot h_j$ and h_k as $g_i a'$, $g_j a'$ and $(a \lor g_k)$, respectively,

$$f(x_1, x_2, \dots, x_n; y_1, y_2, \dots, y_m) = \dots \lor (g_i a') h_i \lor \dots \lor (g_j z') h_j$$

$$\lor \dots \lor (a \lor g_k) h_k \lor \dots$$
(100)

is obtained, where $(g_i \cdot a') \cdot (g_j \cdot a') = 0$ holds. Therefore, if such the procedure is continued as many times as necessary, (99) can be obtained, where $g_i \cdot g_j = 0$ for any i, j $(i \neq j)$.

Applying such procedure to expand (57) about variables B_1 , B_2 , ..., B_{2i} , a desired circuit can be constructed by using the expanded formula, and there is no sneak path in the circuit. (cf. Note 2) Then, the circuit may be economized by the method mentioned in § 3.3. It will be possible to discuss the general theory of iterative circuit³ in a way similar to the one, dealt with in this paper.

- 37 -

The author wishes to thank Mr. Kazuo Ogata and Mr. S. V. Joshi for a number of helpful discussion in connection with the above development.

Press, Cambridge, Mapa.; 1951.

 E.J. acclushy, Jr., "Iterative instituted Switching Setworks -Berigh Considerations," Int. The Electronic Computers, vol. 20-7, 291; Dec., 1958.

4. T. Kommuiya, "Logical Representation of Algebraic Condition in Networks," Sympolum of Switching Circuits and Astronaton, Spring for ing of Institute of Electrical Instruments of Japan, and 1-9: Not.

5. T. Kenselys, Wiens Properties of Boolean Function, Annue Methods Mathematical Society of Japan (Applied Mathematics Branch), pp.27-31; 1958.

5. I. Konteniya, "Theory of Relay Networks for the Transformation between the Decimal System and the Binery System, will, of E.T.L. vol.15, no.4, pp.138-197; Aug., 1951.

7. J. Konsmira, "Theory of the Computing Sectors," Researches of B.T.L. no.526; Nov., 1951, Proceedings of the First Japan Rational Congress for Applied Mechaning, pp.527-512; May, 1952.

S. H. Got, Y. Komamiya, R. Suejane, H. Takigi and S. Kowabara, "Theory and Structure of the Automatic Relay Computer E.T.L. Mark II," Researches of

References

- 38 -

The Staff of the Computation Laboratory of Harvard Univ.,
 "Synthesis of Electronic Computing and Control Circuits," Harvard Univ.
 Press, Cambridge, Mass.; 1951.

2. W. Keister, A.E.Ritchie and S.H.Washburn, "The Design of Switching Circuits, D.Van Nostrand Co., New York, N.Y., pp.55-64,461-495;1951.

3. E.J.McCluskey, Jr., "Iterative Combinational Switching Networks — General Design Considerations," IRE Trans. on Electronic Computers, vol.EC-7, pp.285-291; Dec., 1958.

4. Y. Komamiya, "Logical Representation of Algebraic Condition in Computing Networks," Sympoium of Switching Circuits and Automaton, Spring Joint Meeting of Institute of Electrical Engineers of Japan, pp.1-9; May, 1958.

5. Y. Komamiya, "Some Properties of Boolean Function, Autumn Meeting of Mathematical Society of Japan (Applied Mathematics Branch), pp.27-31; Oct., 1958.

6. Y. Komamiya, "Theory of Relay Networks for the Transformation between the Decimal System and the Binary System, "Bull. of E.T.L. vol.15, no.8, pp.188-197; Aug., 1951.

7. Y. Komamiya, "Theory of the Computing Networks," Researches of E.T.L. no.526; Nov., 1951, Proceedings of the First Japan National Congress for Applied Mechanics, pp.527-532; May, 1952.

8. M. Got, Y. Komamiya, R. Suekane, M. Takagi and S. Kuwabara, "Theory and Structure of the Automatic Relay Computer E.T.L. Mark II," Researches of E.T.L. no.556; Sept., 1956.

List of Figures

Fig.1 - y contains each variable of x . Case (i), (Theorem 2). Fig.2 - * and y have some variables common. Case (ii), (Theorem 2). Fig.3 - x and y have no common variables. Case (iii), (Theorem 2). Fig.4 - Explanation of 4 and 4 in case (ii), (Theorem 2). Fig.5 — The relation among F, f, G and g in (Theorem 4). Fig.6 - Block diagram of the : th digit of n input parallel binary adder. Fig.7 — The input and output busses conditions of n input parallel binary adder. Fig.8 — The circuit representation of Eq.(63). Fig.9 - 2 input binary adder. Fig.10 --- Compact representation of Fig.9. Fig.ll__ Di circuit. Fig.12 — 3 input parallel binary adder represented by D_i . Fig.13-3 input parallel binary adder represented by x, y and z. Fig.14 — 4 input parallel binary adder represented by D_i . Fig.15-2 input parallel decimal adder. Fig. 16- The circuit representing the solution of the fundamental equation. Fig.17 — Figure obtained from Table 7 by replacing some of ${}_nC_r$, each one of which is an odd number, by " \triangle " and the remaining ${}_nC_r$ each one of which is an even number, by " . ". Fig.13- Relation between any integer n and its digit in binary system. Fig.19— A selection matrix which selects one terminal from $2^{2}=4$ terminals from information regarding (2⁰), (2⁰), (2¹) and (2¹)'.

List of Tables Table 1 — The coefficients $B_1, 1 \oplus B_1, \dots, etc.$ of Eq. (73) and (75). Table 2 — Table obtained by restating Table 1 in terms of nC_i contacts $i...D_0, D_1, D_2$ and D_3 . Table 3 — The relations between the input and output busses conditions of 4 input parallel binary adder. Table 4 — Table obtained by restating Table 3 in terms of nC_i contacts $i...D_0, D_1, \dots, D_4$. Table 5 — Table obtained by expanding the right hand side of Eq. (82) with power of 2. Table 6 — Table obtained by expanding the right hand side of Eq.(88) with power of 2. Table 7 — Binomial coefficients table.

2 Work of Yasuo Komamiya on First Digital Computers in Japan

As discussed above, the first digital computer in Japan was ETL Mark 1, the prototype of which was completed in 1952 by the Electrotechnical Laboratory of the Japanese Government. It worked in the asynchronous mode and was based on relays. The reason to select relays was low reliability of vacuum tubes and at that time transistors were still unsuitable for practical applications.

Since this prototype proved efficient, the ETL Mark 2, was developed based on same principles. The team leaded by Mochinori Goto, as a Director, consisted of Yasuo Komamiya, who served as the Chief designer, R. Suekane, M. Takagi, and S. Kuwabara. Yasuo Komamiya was in charge to implement a method developed by Mochinori Goto for solving logical equations. The results implemented in 1951 were incorporated into a theory of electrical computation circuits.

As stated in the virtual Computer Museum of Japan of the Information Processing Society of Japan (IPS) at the web page

http://museum.ipsj.or.jp/en/computer/dawn/0009.html

Mark 2 operated in 40-bit binary, with a 200 word memory capacity for data, using 22,253 relays and a completely asynchronous control system. The system performed self-checking of input and internal logic, and finished operation if check results were correct. The operating speed of the relays used in the ETL Mark II was an average of 10 msec or higher - which was slower than the average of 7 msec for the USA's Harvard Mark II at that time - but as a computer, it was 4 to 5 times faster. The system had a relay-based memory unit for 200 words, and could be expanded up to 1,000 words. The detailed design was done exclusively by researchers, and manufacturing was entrusted to Fuji Telecommunications Manufacturing (currently Fujitsu). The input unit tape reader and tape punch were fabricated by Shinko Seisakusho. The system was completed in November 1955, and was used for calculations within and outside the Electrotechnical Laboratory for about 10 years.



THEORY AND STRUCTURE OF THE AUTOMATIC RELAY COMPUTER E.T.L. MARK II

福吉

By M. GOTO Y. KOMAMIYA R. SUEKANE M. TARAGI and S. KUWABARA

ELECTROTECHNICAL LABORATORY JAPAN



THEORY AND STRUCTURE OF THE AUTOMATIC RELAY COMPUTER E.T.L. MARK II Copyright © 1956 by Electrotechnical Laboratory. Printed in Japan. All right reserved. This book, or parts thereof may not be reproduced in any form without permission of the publisher.

> Printed at International Academic Printing Co., Ltd. (Kokusai Bunken Insatsusha) No. 10, 1-chome, Fujimi-cho, Chiyoda-ku, Tokyo, Japan

RESEARCHES OF THE ELECTROTECHNICAL LABORATORY

Mochinori GOTO, Director

No. 556

THEORY AND STRUCTURE OF THE AUTOMATIC RELAY COMPUTER E.T.L. MARK II

By Mochinori GOTO Yasuo KOMAMIYA Ryota SUEKANE Masahide TAKAGI and Shigeru KUWABARA

September, 1956

ELECTROTECHNICAL LABORATORY AGENCY OF INDUSTRIAL SCIENCE AND TECHNOLOGY JAPAN

SYNOPSIS

Since the end of war, the Mathematics Research Group in the Electrotechnical Laboratory has been studying logical mathematics, especially its applications to relay networks. As an outcome of this study, the theory of relay networks considering the time lag of switching elements was completed by one of the authors, M. Goto, and the theory of the computing networks by Y. Komamiya in 1951. Applying the results of these studies, the Mathematics Research Group have been engaged in the construction of the Pilot Model of the automatic relay computer, E.T.L. (Electrotechnical Laboratory) Mark I completed in 1952, and subsequently have been engaged in the construction of the automatic relay computer E.T.L. Mark II for practical use completed in Nov. 1955. These computers, therefore, have been built on the same principles.

The features of these computers are as follows.

(1) The computers are controlled without electric clock pulses, each relay being energized by its preceding relay in the same fashion as a row of falling nine-pins.

As a results,

(2) The calculating speed of the computers are 4 to 5 times as fast as any other relay computer, and

(3) These computers perform self-checking simultaneously with calculation. If the computer misses a calculation, the unit causing the trouble performs automatically a 2nd trial. Intermittent troubles are omitted automatically and the computer stops only in the event of an essential trouble. Therefore, there can be no trouble as long as the computers are running.

These features were developed from a new computer design based on our research in logical mathematics.

This volume presents the theory and structure of the E.T.L. Mark II.

.

THEORY AND STRUCTURE OF THE AUTOMATIC RELAY COMPUTER E.T.L. MARK II

Chapter I Introduction

The main members who have been engaged in construction of E.T.L. Mark II and their responsibility are as follows.

| M. Goto | (E.T.L. Mark I) Director | (E.T.L. Mark II) Director of the Con- struction Committee of E.T.L. Mark II | (Remarks) Director of the Electro- technical Laboratory and Professor of the Univ. of Tokyo, DR. ENG. |
|-------------|-----------------------------|--|---|
| Y. Komamiya | Chief Designer | Sub-Director of the Con- struction Committee of E.T.L. Mark II and Chief Designer | Chief of the Mathe- matics Research Group of E.T.L., DR. ENG. |
| R. Suekane | Assistant Designer | Member of the Con- struction Committee of E.T.L. Mark II, Designer (logical design) | Member of the Mathe- matics Research Group |
| M. Takagi | Assistant Designer | Designer (circuit de- signer) | Member of the Mathe- matics Research Group |
| S. Kuwabara | Assistant | Assistant Designer | Member of the Mathe- matics Research Group |

This volume was written by the following members.

 Chapter I
 by M. Goto

 Chapter II
 by M. Goto and Y. Komamiya

 Chapter III
 by M. Goto and Y. Komamiya

 § III.I
 by M. Goto

Researches of the Electrotechnical Laboratory. No. 556

| by M. Goto |
|----------------------------|
| by Y. Komamiya |
| by Y. Komamiya |
| by R. Suekane |
| by R. Suekane |
| by Y. Komamiya |
| by M. Takagi |
| by M. Takagi |
| by M. Goto and Y. Komamiya |
| by Y. Komamiya |
| by M. Takagi |
| by R. Suekane |
| |

The editing was done by Y. Komamiya assisted by S. Kuwabara.

We would like to express our deep appreciation to the firm and personnel of the Fuji Communication Apparatus Manufacturing Co. who built the E.T.L. Mark II and the Shinko-Seisaku-Sho who made its in-put equipment, that is, tape readers and perforators, and to Mr. K. Noda, chief of the Electromagnetic Machinery Section of our Laboratory who designed the motor generator, the power supply of this computer, and to Mr. T. Okabe, chief of the Temperature Control Research Group of our Laboratory who designed the air-conditioning process of the room in which E.T.L. Mark II is set up and to the members of the Construction Committee of E.T.L. Mark II of our Laboratory.

The chief of the Physics Division, Mr. M. Hatoyama, and Mr. T. Ito and Mr. N. Mitani, formerly both of whom at the time served as chief of the Applied Mathematics Section of which the Mathematics Research Group is a subdivision, deserve our warm appreciation for their continued interest and advice in support of the project.

Mr. M. Sakai, formerly a member of the Mathematics Research Group rendered invaluable service in the construction of E.T.L. Mark I and Mr. K. Ogata, Mr. K. Takahashi, and Mr. M. Fujinaka, all of whom joined the Mathematics Research Group in the middle of the construction of E.T.L. Mark II, also rendered invaluable service.

Finally, the staff of the Mathematics Research Group wish to express their gratitude to Miss H. Miyagawa who typed the Manuscript and to Mr. O. Katayama, chief of the Publication Group of our Laboratory and his members for publishing this volume,

M. Goto

Electrotechnical Laboratory Nagata-cho, Chiyoda-ku, Tokyo, Japan.

2

Chapter II Background of the Construction of E.T.L. Mark II

After the war, we began research on logical algebraic equations, and subsequently on logical functional equations and their applications to relay networks. The solution of logical algebraic equations represents action conditions of relay networks at a fixed moment. But the solution of the logical functional equation is represented as a function of time under given initial conditions. Therefore, it is somewhat similar to the solution of differential equations. Hence, it is called "Logical Mathematics". A theory of relay networks considering time lag of switching elements was completed as an outgrowth of M. Goto's studies in logical mathematics. Thereafter in 1951, Y. Komamiya completed a theory of computing networks with a method which solves usual algebraic conditions by logical mathematics. Applying the results of these studies, the Mathematics Research Group in our Laboratory designed and completed a pilot model automatic relay computer, the E.T.L. (Electrotechnical Laboratory) Mark I in 1952. This computer was the first automatic computer in our country. Subsequently, we engaged in designing the E.T.L. Mark II for practical use and completed it in Nov. 1955. In the construction of these computer, M. Goto served as director and Y. Komamiya as the chief designer. As a result of a novel design based on the abovementioned theories, these computers have the following merits.

(1) There is no circuit waste such as might be caused by a method of trial and error. The circuits are completely designed on the basis of logical mathematics. The computing circuits have the feature that the operate in inverse symmetry about the center line. Therefore, detection and correction of the trouble spots are very easy. These computers perform self-checking simultaneously with calculation. If these computers miss a calculation, the unit causing the trouble performs automatically a 2nd trial. Intermittent troubles are omitted automatically and the computers stop only in the event of an essential trouble. Therefore, there can be no trouble as long as the computers are running.

(2) These computers are controlled without electric clock pulses, each relay being energized by its preceding relay in the same fashion as a row of falling nine pins. Accordingly, there is no time waste owing to time allowance for the width of the clock pulse and of the interval between the clock pulses. Therefore, the calculating speed of the computers is 4 to 5 times as fast as any other relay computer.

E.T.L. Mark I was designed and manufactured by the Mathematics Research Group of our Laboratory and is located in the Tanashi Annex (Tokyo) of our Laboratory.

The construction of E.T.L. Mark II was performed as a *designated research* by the Agency of Industrial Science and Technology under the Japanese Government, and it cost

Researches of the Electrotechnical Laboratory. No. 556

4

about \cong 36,000,000 (about \$ 100,000). E.T.L. Mark II was designed by the Mathematics Research Group and built by the Fuji Communication Apparatus Manufacturing Company. The input equipment—tape Readers and perforators—was made by the Shinko-Seisaku-Sho. E.T.L. Mark II is located at our Main Laboratory at Nagata-cho in Tokyo.

There is no circuit would said as an of the second se

putters are substantially on the performance of the first of the second se

R.T.C. and P.W., a construction of the second structure from the formation of the second structure for an and a second structure of the second sec

「情報処理」第17巻第6号別刷 昭和51年6月発行 日本における計算機の歴史―― リレー計算機 ETL Mark I, Mark II 男 駒 宮 安 四 社団 情報処理学会

Vol. 17 No. 6

説

解

情 報 処 理

June 1976

――日本における計算機の歴史―

リレー計算機 ETL Mark I, Mark II*

駒 宮 安 男**

1. 緒 言

ETL (当時の電気試験所,現在の電子技術総合研究 所 Electrotechnical Laboratory の略語) Mark I は 我が国最初のコンピュータで, Mark II を製作するた めのパイロット・モデルであり, ETL Mark II は我 が国最初の実用大型機である.

これが完成し得た原因を一言にして言えば、その基 礎的研究にあると言えよう.すなわち、終戦以来、当 所数学研究室では後藤以紀博士の御指導の下に、初め は自動計算機とは一見何の関係もない論理数学の研究 を行って来たが、論理方程式の研究より、論理関数方 程式の研究となり、遂にスイッチ素子の遅れを考慮に 入れた独特の順序回路理論の研究に一大成果を収め た.

一方, 論理数学は不連続的な問題の解析に適してい ることが次第にわかり, 通常の数学と融合して未解決 な種々の離散的な問題を解こうとする研究が盛んとな り, その一発展として, 昭和 26 年に計算回路理論に 成果を収めた.また, 自動計算機の制御方式において も, 独自のものを考案した.そこで今までの成果を利 用して,先ず昭和 27 年に ETL Mark I を研究室員 のみの努力によって試作し, 極めて良好な結果を得た ので, 昭和 28,29 の両年度において実用大型機 Mark IIを設計, 建設することになり,その詳細な設計(例 えば n=1~100 まであるものは, n=1から100まで の回路を全部設計図に書いた)を全部研究室員のみで 行い,その製作を富士通信機製造(株)(現在の富士通) に依頼し,入力装置のテープ読取機,テープせん孔機 は新興製作所が製作した.

何しろ,昭和 26 年頃はコンピュータといえば,新 聞の海外トピック欄などに数行程度,米国の記事がの る位で,文献もほとんどなく,詳細はよくわからない

** 電子技術総合研究所

時代であった. 従って, 何もかも考えて研究せねばな らなかった. すなわち, 一般に, 数値計算は四則演算 に還元できるから,それを判断命令を用いて自動制御 できれば,任意の数値計算は実行可能な筈であるとい ったところから出発して,何も参考にせず,強引に独 創的に設計したのである. 我々はその制御方式を将棋 倒し方式と呼んでいたが、後になり蓋をあけてみて わかったことは、非同期方式のことであった、ETL Mark I, Mark II 程, 完全な非同期方式のコンピュー タは世界的にみて現在でも存在しない、そのため、使 用したリレーの動作速度は、当時米国 Harvard Mark II のものが平均7 msec に対し, ETL Mark II は平均 10 msec 以上と遅かったが、コンピュータとしては我 が方が4~5倍高速度となった、そして、使用したリ レーの総個数は 22,253 個で,当時世界で最大規模の 最高速度のリレーコンピュータとなった. 全系統にお いて,カム等の機械的機構は入出力装置以外は含ま ず, 非同期方式であるから同期パルスを必要とせず, 動作は前段の接点回路網が完成することにより、次段 のリレーが動作するようになっており,将棋倒し的に 動作が進行する. すなわち, 動作は全系統が因果の連 鎖で結びつけられているから、回路の誤動作のチェッ クに極めて都合のよいものとなり、全系統の完全チェ ック方式を容易ならしめた.

ETL Mark II は完成後,約10年間,連続使用し, 所の内外の計算に利用され,気象台から依頼されて台 風の進路計算などもやり,予報に役立ったのも今では 思い出になった.そして,現在は上野の科学博物館に その一部が展示されている.

次に論理数学による計算回路理論の基礎的な部分の 大要を記す.

 $A_1 + A_2 + \dots + A_n$

 $= d_m 2^m + d_{m-1} 2^{m-1} + \dots + d_1 2 + d_0$

ここで、各 A_i は既知数、各 d_i は未知数と考え、共 に1 または0以外の値はとらないものとする. 上式の任意の d_i は論理数学的に

^{*} Automatic Relay Computers ETL Mark I and Mark II by Yasuo KOMAMIYA (Electrotechnical Laboratory)

514

情 報 処 理

June 1976

$d_i = \sum_{n=1}^{2^{f}} (A_1, A_2, \cdots, A_n)$

のように解くことができる. ここで \sum_{n}^{∞} はn 個の A_1 , A_2, \dots, A_n 中より任意の 2' 個を取り論理積をし、そ れら各項 (nC_2) 個の項が存在する) を排他的論理和 (exclusiv-or) で結合することを意味するものとする. 例えば

 $\sum_{1}^{\infty}(A_1, A_2, A_3) = A_1 A_2 \oplus A_2 A_3 \oplus A_3 A_1$

上式で例えば n=2 は半加算器, n=3 は全加算器, n=5 は 3 入力 2 進法加算回路, 2 入力 10 進法加算回 路, …, 一般に n 入力 2 進法並列加算回路, 2 進法之 10 進法変換回路などが全く数学的に統一的に設計で きるのである.

このような理論を用いて設計したのである.



写真-1 ETL Mark II



写真-2 オペレータ洲

2. 本機の概要

2.1 リレーを選んだ理由

この時代には、トランジスタはまだ実用にはなって おらず、多数個の素子を使用するコンピュータにおい ては、真空管の信頼度は極めて悪く、とうてい使用に 耐える部品ではなかった.工業技術院電気試験所とし ては、速かに完成して、実用に供し、山積している理 工学上の問題を速かに処理せねばならなかった.それ にはリレーは電話自動交換等により既に多数使用され ており、信頼度も高く、保守容易でありかつ寿命も長 く低廉であった.

2.2 部品の規格化

2.2.1 J V -

リレーは本機の主要部品であるから,特に入念に設 計製作し,寿命も1億回以上(実際の寿命試験の結果

は1億5千万回でもまだ使用上差支えなかっ た)とした.その型の種類も保守の便利のた め, なるべく少くし,3種類(写真-5)(517頁 参照) すなわち S 型, C 型, G 型とし, そ の使用目的に応じてそれぞれ特性を表-1(次 頁参照)のようにした.S型は主としてリレー 式記憶回路に用いるゆえ,動作速度は出来る だけ速く,消費電力を少くする必要があるが, 接点数は少くてよい. C型は主として演算回 路, 制御回路用で接点数はなるべく多く, 動 作時間も出来るだけ速いことが好ましいが、 演算が終れば切ってしまうので, 消費電力は 多少,多くてもよい、G型はゲートの開閉に 用いるから,出来る限り多接点であること, および消費電力はなるべく少いことが必要で あるが,動作時間は他の型に比し,速くなく てもよい.そして,各型とも使用電圧は直流 60 V, 接点電流の許容限界は 500 mA, 接点 は全て双子接点 (twin contact) とした.

2.2.2 入出力装置

テープ読取機,テープせん孔機,印字機は 高速化の必要上,60単位を一動作で行うよう に新設計した.そのため,紙テープ(セルロ イドテープも用いた)は60単位(30単位2 行)のものを新しく作製した(写真-6)(517 頁参照).また,使用に際しては上記のテー プを正副2本を必ず用い,正と副ではせん孔 が必ず逆にしてあり,それぞれのせん孔の照
Vol. 17 No. 6

リレー計算機 ETL Mark I, Mark II

校 (チェックのため) 完了の信号で動作する ようにした.

2.3 回路設計

前述の如く,各単位装置は論理数学の開閉 回路理論への応用の成果を利用し,制御方式 も当研究室で考案したもので,既にその主要 回路は ETL Mark I において実験済のもの であるが,すなわち,計算回路は合理的に, 数学的に,統一的に設計出来るようになり

(従来は視察により回路を求めてたので,原 理的には不必要なリレーも,使用せざるを得 なかった), 演算の所要時間も著しく減少し, かつ制御方式をも含めて, 全系統においてカ ム等により機械的機構は入出力装置以外には 含まず, 同期パルスを必要とせず, 動作は前 段のリレーの動作完了による信号により次段 のリレーが動作するようになっており,将棋 倒し的に進行し,従来の計算機の如く外部か らの同期パルスによって制御する同期方式で はない. この将棋倒し的な思想が, 回路の誤 動作のチェックにも極めて都合のよいもの で,本機の完全チェック方式を容易ならしめ ている所以である. すなわち, 原理的にいえ ば,何処かで誤動作すれば,そこで動作が停 止してしまうという性質を持ち,従来の計算 機のように動作の如何に拘らず, 制御パルス

のみが進行してしまう如き方式と根本的に異なる点で あり,本機が動作している間は誤計算しないという性 質も,根本的にはここに存在するである.そして将棋 倒し的なことが、計算速度を極めて迅速にしている一 原因でもある. すなわち, パルスにより制御する方式 であると、パルスの幅およびパルスとパルスの間隔等 に,開閉素子(この場合リレー)の動作遅れ(time lag) を考慮してある時間的余裕を設ける必要がある. 何となれば、あまりパルスの幅またはパルスの間隔を 狭めると, 開閉素子がその time lag のため, 動作 しなくなり、また動作が乱れてしまうのである、然る に将棋倒し的であると, かかる時間的余裕を強制的に 持たせる必要がなく, 開閉素子の time lag にばらつ きがあっても, 前段が動作すれば, 次段が動作するの で,ある意味では,最小限度の時間で動作が進行する ことになる.

本機においては、具体的には、チェックは数値の転送 (transfer) によるそれ (transfer check) と、各演算



写真-3 リレー室

表-1 各種リレーの特性表

| 継電器の記号 | | その記号 接 占 | | 電 流 A) | 動作時間 | |
|------------|------|---|---------------|-----------|------|-----|
| | | 134 /11 | 動作 | 保持 | 動作 | 復旧 |
| age | S -1 | A 2 | 25 | 10 | 6以下 | 4以下 |
| stor ty | S-3 | W 3 | 30 | 15 | 10 | 4 |
| | C-1 | W 6 | 50 | 15 | 8±1 | 7 |
| e | C-2 | | A 5 W 1 40 | | 8*1 | 7 |
| tyl | C-3 | A 12 | 50 | 15 | 8±1 | 7 |
| ter | C-4 | R 12 | 50 | 15 | 8*1 | 7 |
| ndunoo | C-5 | | 50 | 15 | 8*1 | 7 |
| | C-6 | $\begin{cases} A & 8 \\ W & 2 \\ R & 2 \end{cases}$ | 50 | 15 | 8*1 | 7 |
| | G-1 | A 24 | 30 | 15 | 15 | 6 |
| be | G-2 | R 24 | 30 | 15 | 15 | 6 |
| gate ty | G-3 | $\left\{ \begin{matrix} A & 22 \\ R & 2 \end{matrix} \right.$ | 30 | 15 | 15 | 6 |
| | G-4 | $ \begin{cases} A & 2 \\ R & 22 \end{cases} $ | 30 | 15 | 15 | 6 |

A: make 接点, R: break 接点, W: change over 接点

装置のそれとに分れるが,数値の転送に関する transfer check にあっては,送信する数値と受信する数値



Vol. 17 No. 6

リレー計算機 ETL Mark I, Mark II



写真-5 左よりG型,C型,S型の各種リレー



写真-6 60単位(30単位2行)テープ

mA) しか切らず、この程度では火花による接点の消耗はほとんどない.以上の原理図は図-3である、図-3 において、ズ:はX:の副にして

$X_i \gtrsim \sim \overline{X}_i$

なる関係がある. ここで記号⇒は対等を表わす. また f,f においても同様にして

なる関係があり、 f, \bar{f} は共に $x_1, x_2, \dots, x_n; \bar{x}_1, \bar{x}_2, \dots, \bar{x}_n$ の接点回路網である. すなわち,

 $f(x_1, x_2, \dots, x_n; \bar{x}_1, \bar{x}_2, \dots, \bar{x}_n)$

 $\overline{f}(x_1, x_2, ..., x_n; \overline{x}_1, \overline{x}_2, ..., \overline{x}_n)$ ここで, x_i は X_i の make 接点, \overline{x}_i は \overline{X}_i の make 接点である、また

$$\prod_{i=1}^{n} (x_i \oplus \bar{x}_i) = (x_1 \oplus \bar{x}_1)(x_2 \oplus \bar{x}_2) \cdots (x_n \oplus \bar{x}_n)$$
意味する、 とこで ⊕ は exclusive-or を売わすもの

お

とする.

従って、リレー R_K は各 x_i, x_i の照校が完成され てから (これは実際には、f, f の接点回路網の完成 を意味する) 励磁され、それにより R_K の make 接 点 r_k がオンとなり、リレー Y, \overline{Y} が励磁される.ま た $\sim r_m$ (r_m の否定、すなわち、break 接点) は全て の動作が完了してから、 $r_m=1$ すなわち $\sim r_m=0$ と なる接点であるから、全ての動作が完了すると、 $\sim r_m$ により Y, \overline{Y} の励磁コイルを切ってしまうので、 f, \overline{f} なる接点回路網がくずれる前にそれにぶらさがってい るリレーの励磁コイルは切れてしまう、従って接点回 路網 f, \overline{f} は無電流で開閉し、動作は R_1, R_2, \dots, R_m の chain により将棋倒し的に進行する.注意すべきこ とは、動作の開始する以前は、接点回路網 f, \overline{f} は全 て make 接点のみで構成されているから、 $R_1=R_2$ = $\dots=R_m=0$ である.

なお、一般的なこととして、電源を入れただけで動 作するリレーや、本機の動作中、自己保持しているリ レーを極力少くするとか、各リレーに使用する接点数 をできるだけ平均化する等に意を用いた.

本機は,設計するに当り,できる限り異質的な部品 は障害のもとになる故,使用せず,主要部分は,全く リレーと端子盤のみにて出来ているといっても過言で はない.前述の如くカム等の機械的機構も入出力装置 以外には使用していないのもこのためである.

なお,電源は入出力装置を除いては全て 60 V に統 一することにした.

2.4 語(数值語,命令語)

本機で取り扱う数値は入出力は 10 進法,内部は2 進法の表現である.すなわち,

 $\pm (a_0 10^0 + a_1 10^{-1} + \dots + a_9 10^{-9}) \times 10^m$ (1) ここで、 $a_i: 0 \le a_i \le 9$ なる整数、



情報処理

June 1976

ただし 1≦a₀≦9 m:-19≦m≦+19なる整数 また,0は正の符号をつけ +0×10⁻¹⁹で必ず表現 することにした.内部の2進法表現を

(*S x*, *X*)2(*sz*, *x*) とすれば

518

 $\begin{array}{c} X = 2^{0} + X_{1}2^{-1} + X_{2}2^{-2} + \dots + X_{3}32^{-33} \\ x = x_{5}2^{5} + x_{4}2^{4} + \dots + x_{1}2 + x_{0} \\ z < \overline{c}, \quad S_{x} = 1 \quad t_{3} \in (S_{x}, X) \ge 0 \\ S_{x} = 0 \quad t_{3} \in (S_{x}, X) < 0 \end{array}$

sx についても同様

従って,本機の内部は 41 本の母線 (bus) を有する 浮動小数点 (floating point) の並列計算機 (parallel machins) である.

2.5 記憶装置

2.5.1 リレー式記憶装置

記憶する際,記憶内容を自動的にクリアしてから, 新しい数値を記憶し,記憶容量は200語である.(1,000 語まで拡張可能であった.)

これは図-4のようなリレーの自己保持回路を用い ており、Iは in-gate, Oは out-gate, T はクリア のための接点 (~T は break 接点のこと)、 $_{\lambda}X$ はリ レー X の自己保持巻線, S は T を動作させるため に必要な補助リレーの接点である. これは transfer check にも利用される.

2.5.2 テープ式記憶装置

60 単位同時式テープせん孔機と 60 単位同時式テー プ読取機よりなり,正副のテープをせん孔し,それを 必要に応じ読み取るオンラインの記憶装置である. (写真-7).

2.5.3 常数記憶装置

 π とか e とかの重要な常数 250 種類を記憶している ROM (read only memory) である. 実際には1 は結 線されており、0 は結線されてないので、リレー式記





写真-7 テープ記憶装置

憶装置の out-gate 接点のみから出来ていると考えて よい.

2.6 演算装置

2.6.1 浮動小数点代数和算出装置 (0.2 sec)

論理数学より求めた並列加算回路と2数差の絶対値 算出回路とを同一回路として代数和を算出出来るよう にした、命令により最終桁 (last significant digit) を 丸めた答も算出出来る.(0.2 sec) はチェックを含んだ 計算時間である(他の装置も同様).

2.6.2 固定小数点代数和算出装置 (0.11 sec) ここで固定小数点を (*Sz*, *Z*) で表わせば,

 $Z = Z_{39} Z^{39} + Z_{38} Z^{38} + \dots + Z_1 Z + Z_0 \tag{2}$

2.6.3 浮動小数点乗除算装置 (0.14-1.39 sec)

これも乗算と除算が同一回路で行うことが出来(2. 6.1 を組み合わせて構成する),それぞれの算出所要 時間は同じであり,必要ならば,命令により自動的に 最終桁を丸めた答を算出する.

2.6.4 数值部吸収置数器(I)

(S_X, X)2(s_x, x) で表現されている数値を命令により, (0,0)2(s_x, x) または (S_X,0)2^(0, x) に変換する.

2.6.5 指数部吸収置数器(I)

(S_X, X)2(s_x, x) で表現されている数値を命令により, (S_X, X)2(0,0)

に変換する. 2.6.4, 2.6.5 は数値部と指数部を別々に 計算するときに便利である.

2.6.6 数値部吸収置数器 (II) (S_x, X)2^(sx, x) を (s_x, z) に変換する. すなわち,

 $(S_X, X)2^{(s_x, x)} = (s_z, z)$

ここで, (s_z, z) は (0,0)2(s_z, z) の指数部
 2.6.7 指数部吸収置数器 (II)
 (C) NO(z, z) た (S, Z) にかゆせる

 $(S_{x}, X)^{2(s_{x}, x)} を (S_{z}, Z) に変換する.$

```
Vol. 17 No. 6
```

リレー計算機 ETL Mark I, Mark II

519

2.6.8 標準数値語化置数器 (Sz,Z)を (Sx,X)2(sz,z) に変換する. 2.6.9 符号変更置数器 (Sx, X)2(sx, x) を命令により -(Sx, X)(sz, x) または $|(S_X, X)2(s_x, x)|$ または $-|(S_x, X)2(s_x, x)|$ に変換し、また、命令により通常の記憶装置としても 使用出来る. 2.6.10 論理置数器 (Sx, X)2(sz, z), (Sy, Y)2(sy, y) を命令により, $(\sim S_x, \sim X) 2(\sim s_x, \sim x)$ または $(\sim S_Y, \sim Y) 2(\sim s_y, \sim y)$ または $(S_X \vee S_Y, X \vee Y) 2(s_X \vee s_y, x \vee y)$ または (Sx · Sy, X · Y)2(sx · sy, x · y) に変換する. ここで, 例えば x Vy は $x \lor y = (x_5 \lor y_5)2^5 + (x_4 \lor y_4)2^4 + \cdots$ $+(x_1 \vee y_1)2 + (x_0 \vee y_0)$ を意味するものとする.他も同様、これは命令によ り,通常の記憶装置としても使用出来る. 2.6.11 10 進法→2 進法変換装置 制御テープ作成用 (0.12 sec) と 数値 テープ作成用 (0.1-0.8 sec) との2種類あり、それらはオフライン で使用する.たとえば数値テープ作成用は(1)式を鍵 を挿すだけで (Sx, X)2(sx, x) に変換する. 2.6.12 2進法→10進法変換装置 (1.7 sec) 機械内部で計算した結果は (Sx, X)2(sz, x) の形に表 現されているので、それを命令により(1)式または (Sz,Z)の形に変換し、連結されているラインプリン タで印字する、従ってオンラインで使用される. ここ で 1.7 sec はプリント時間も含む. 2.7 入出力装置 2.7.1 60 単位同時式テーブせん孔機 2.7.2 60 単位同時式テープ読取機 2.7.3 ラインプリンタ (60 単位同字式行印字機) (写真-8) 2.7.4 数値テープ作成用鍵盤(写真-9) 2.7.5 制御テープ(命令テープ)作成用鍵盤 * 現代風に言えば CPU



写真-8 60 単位ラインプリンタ



写真-9 テープ作成鍵盤(右:数値テープ用, 左: 制御 テープ用)

2.7.6 操作 卓子(コンソール)(写真-10(次頁参照) 2.8 制 御 装 置*

本装置は制御テープ読取機を通じて、制御テープか ら与えられた命令を計算機内で、実際に遂行せしめる ととおよびそれに付随して必要な操作を行うものであ る.本機においては、各単位装置はその内部に、それ ぞれの制御装置(例えば代数和算出装置なら、第1オ ペランド(1st. operand)と第2オペランド(2nd. operand)が入力すると、それ以後は自動的に内部で 適当な演算をして、答がその出力に出ている、それは CPU からは何ら制御されない)を有するから、CPU としては母線を通じて適当な装置(記憶装置のことも 520

情報処理

June 1976

当然ある)から適当な装置へ数値を転送すれ ばよいのである.故に,適当な装置の outgate と適当な装置の in-gate を制御テープよ りの命令により適当な順序で開閉してやれば よいことになる.これが CPU の重要な動作 であり,その制御方式は現代的な述語で言え ば並列操作の機能があり,先回り制御である. もちろん CPU の補助動作として,アドレス 変更,判別命令,副命令群の呼出し等を行え るようになっている.そして,それらの諸動 作の誤動作に対する対策として,種々の回路 が付随している.

CPU の機能を次に列挙する.

- (1) 制御用テープ読取機を7台(15台まで拡張 可能)制御し得る.
- (2) 任意の制御用テープ読取機より他の任意の制 御用テープ読取機を呼び出し得る.また,その 際,元の制御用テープ読取機は,自動的に1行 だけテープが送られる.
- (3) 任意の制御テープ読取機より任意の数値用テ ープ読取機(7台)が呼び出し得る.
- (4) アドレス変更の機能を有する.
- (5) 1st. operand≥2nd. operand lst. operand<2nd. operand lst. operand=2nd. operand

の判別をしし、それにより任意の制御用テープ 読取機を呼び出し得る.

- (6) 判別命令においては、その制御用テープ読取 機のテープを、指定しただけ飛び越して制御し 得る(条件付飛び越し).
- (7) 転送に当っては、転送が完全に行われてから 次の命令を行う.もし転送が完全に行われない ときは、2nd. trial を自動的に行い間歇誤動作 は排除される.
- 以上が CPU の主な機能である.

3. 結 語

当時,米国ではリレー式の大型自動計算機は50万\$ (電子管式は100万 \$) 前後であったが,それに比し, ETL Mark II は数分の一の予算で完成し得た.

ETL Mark II の建設に当っては、当初随分苦労を したもので、その当時は、我が国において未だ自動計 算機の認識も現在のように盛んではなく、製造業者 も、海のものとも、山のものとも決定しかねて、我々



はその認識を高めさせるのに努力をしたものである. 今から思うと, 筆者と未包良太君(現山梨大学教授, 当時当所数学研究室員)とが共々,リレー式自動計算 機の回路理論,自動計算機一般に関する世界の現状等 を3 日間にわたり富士通で講演をしたことや,それ以 後, Mark II の建設に入り,製造業者の人々と種々デ ィスカッションしたこと等も楽しい思い出であるが, 全く大変なことであった.なにしろ数ケ月,当所数学 研究室員(当時総員5人)が富士通の一室に詰めきり になり,そこに富士通よりトレーサーを数人かりて, 我々が設計したものをすぐトレースするといった状態 であった.

我々が我が国におけるコンピュータの草分け時代よ り参画出来、コンピュータ工業の確立に一地歩を印し、 就中, ETL Mark II が我が国のコンピュータの契機 となり、土台となったことは喜びに絶えないところで ある.

擱筆するに当り,後藤以紀先生より終始懇切なる御 指導を戴き,末包良太,高木正英(現在,成蹊大学教 授),桑原繁(現,富士通社員)の諸君等をはじめと する当所数学研究室員が献身的な努力をされたこと, および富士通をはじめ各方面の多数の人々の計り知れ ない御協力に対して深く感謝する次第である.

参考文献

- 1) 购室: 電気計算回路理論, 電試研報 No. 526 (昭 26-11).
- M. Goto, Y. Komamiya, R. Suekane, M. Takagi and S. Kuwabara: Theory and Structure of the Automatic Relay Computer E. T. L. Mark II, 電試研報 No. 556 (Sept. 1956) (昭和 51 年 3 月 17 日受付)

電子計算機

Digital Computer

電気学会大学講座

電子計算機

- 執筆委員一 工学博士 **駒宮安男**(電子技術総合研究所)

論理数学を深く突込み,ハード全域からソフト に及ぶ情報処理体系の核心を解説し,さらに機 械の知的能力や自己増殖等,明日の問題を探る。

全国学校図書館協議会選定図書





| 電気学会大学講座 |
|------------------------|
| 電子計算機 |
| Digital Computer |
| 執 筆 委 員 |
| 電子技術総合研究所 工学博士 駒 宮 安 男 |
| |
| |
| |
| |
| |
| |
| 電 気 学 会 |
| |
| |

序 言

本講座は電気学会が、その事業の一つとして1947年抜山会長の時代に開設したもので、 その目的は向学の熱意に燃えながらも、通学の機会に恵まれない青年諸君に対して、大学 程度の電気工学を学修する便宜を与え、わが国の電気工学の進展に寄与し得る優秀な技術 者を1人でも多く養成しようとするにある。

電気学会は1888年に創設され、電気学術ならびに、その応用の進歩発達を図り、もって 文化の向上に寄与することを目的とする学会であって、その会員にはわが国の電気工学お よび工業の第一線に立つ技術者を網羅している。

本講座の編修に当っては、各講座ごとにその専門の技術家と多年教育に携っている老練 な学者とから成る編修委員会において慎重審議の上決定した大網に従って、それぞれ分担 執筆し、さらに数名の編修委員が、全部を通覧して完璧を期している。なお、完結した講 座の教科書は再検討を加えて新事項を追加するなど、一層完全なものにすることに努力を 怠らない。

したがって、完成した教科書は内容の豊富なことと、記述の懇切正確な点は他に類がな いといえよう。これにさらに指導委員会の学習指導書および会報による適切な指導によっ て受講者の自修を容易にし、なおその質疑に対する回答もそれぞれ最適任者をわずらわす など、通信教育の効果を上げることに留意されている。受講生諸君においてもこれらの諸 特典を十分に活用されて学習の目的を達せられることを希望する。

なお,本講座の教科書は多数の大学において教科書として採用されている。大学の講義 時間に比べて紙数が多過ぎるくらいであるが,これは大学卒業後においても実務の参考書 としても役立つ程度に豊富な内容がもられているからであって,大学院の修士課程または 一般の技術者の再教育にも利用し得るものである。それらの便宜のために単独頒布もする ことになっている。

講座開講以来の受講生の数は万を越え、単独講入者に至っては数十万に達し、本事業もよ うやく軌道にのり、わが国電気工学および工業に寄与するところが少なくないといえよう。

終に本講座の開設ならびにその後の推進に尽力された本会歴代の役員諸氏に対して敬意 を表するとともに,教科書,学習指導書ならびに会報の執筆および編修の実務に携って努 力された諸君に厚く御礼を申し上げる。

編修委員長 尾 本 義 一



第1章 電子計算機とは何ぞや(歴史は発展経過を含む)

の位あれば、原理的には充分なのであろうか、といった理論的問題はいわゆるチュ ーリングの機械により考察出来るのである(詳細は14.1参照)。

本章を終るに臨み、電子計算機の歴史的発展経過について述べる。

8

四則演算を機械を用いて行なうという考えは昔からあったが(算盤もその一つで ある),計数形自動計算機、すなわち、四則演算のみならず、一連の数値計算を遂行 する機械の着想はイギリスの数学者バッベイジ⁽¹⁾ に源を発する。彼は自動計算機 を機械的な方法で製作しようと試みたが、当時の技術としては純機械的な方法にた よらざるを得なかったため、完成するにいたらなかった。しかし、機能としては現 在の電子計算機とほとんど同じことを考えていたことは誠に驚嘆に値する。

アメリカにおいては、1890年ホレリス⁽²⁾がせん孔カードを用いて統計とか会計 処理を行なう計算機を考案し、これが現在の IBM 組織の基となった。これと独立 に1908年アメリカ国勢調査局のパワーズ⁽³⁾がやはりせん孔カードを用いて国勢調 査に利用する機械を考案し、これがレミントランド⁽⁴⁾の事務組織の基となった。

しかし,真に現代的な意味での電子計算機のはじまりは1937年ハーバード大学⁽⁵⁾ のエイケン⁽⁶⁾がIBM と協力して Automatic Sequential Control Calculator(略称 A -CC) と称する Harvard Mark I (ハーバード第1号機)を製作し,1944年これを完 成したことによる。実に第2次大戦の終戦1年前のことである。これは電気機械式 ともいうべきものである。

ハーバード Mark I の成果により、いままで、人力では長時間を要した計算が驚 異的に早くなったので、計数形自動計算機の威力がにわかに認識され、一躍脚光を あびるにいたった。同大学では継電器式の Mark II(1945—1948)、真空管式の Mark III(1950年末)、次いで磁気ドラム⁽⁷⁾を記憶装置とする Mark IV を完成した。

一方, 1946 年ペンシルベィニヤ大学⁽⁸⁾のエッカート⁽⁹⁾, マークリイ⁽¹⁰⁾等はハー バードMark I を真空管におきかえたともいうべき Electronic Numerical Integrator And Computer(略称 ENIAC) なる電子計算機を製作した。これは 18 000 本の真空 管を用いて消費電力 150 kW という巨大なものであった。

| (1) | Babbage, 1792-1871 | | (2) Herman Hollerith | (; | 3) J.F | owers |
|------|--------------------|-----|-------------------------|-----|--------|--------------|
| (4) | Remington Rand | (5) | Harvard University | (6) | H. H. | Aiken |
| (7) | magnetic drum | (8) | University of Pennsylva | nia | (9) | J. P. Eckert |
| (10) | J. W. Mauchly | | | | | |

1.1 電子計算機とは何ぞや

9

1945年、アメリカのプリンストン(1)の高級科学研究所(2)の有名な数学者フォン ノイマン(3)はプログラム記憶式(4)なる概念を考えだし、ペンシルベィニヤ大学と協 カして, Elecronic Discrete Variable Automatic Computer(略称 EDVAC)を完成 した。このプログラム記憶式は、データ(数値)と計算順序を与える命令とは一見 非常に異なるように見えるが、命令も符号化すれば、符号化している数値と形式的 には全く同一に計算機内で取り扱えるので、あらかじめ命令をも記憶装置に記憶さ せてから(記憶容量の大きい記憶装置が出来るようになったから、このようなこと が実現出来る),計算を実行する方式である。これにより計算機の融通性が飛躍的 に拡大する。すなわち、命令自体にも演算をほどこし、命令を必要に応じて変更す ることが可能である。また、入出力装置は、現在、機械的なものに頼らざるを得な いため、その速度は高々 m sec 程度でしかないが、電子計算機内部での計算速度は それよりはるかに速く (たとえば µ sec 程度, 最近は nano sec 程度), 必要に応じ て命令をその都度機械にいれていたのでは機械の内外で速度のアンバランスを生じ, 全体として計算時間が長くなるが、最初に全部命令を記憶装置に記憶させてしまえ ば,以後はすべて計算機内部の速度,すなわち,電子的速度で計算が遂行されるの で、計算時間全体は非常に速く能率的になる(詳細は第10章,第12章参照)。

わが国においては、1940年代に東京大学山下英男などにより継電器を用いた画線 式統計機が完成された。

計数形自動計算機については、電気試験所の後藤以紀および筆者等により、継電 器式の試作機第一号 (Pilot Model:略称 ETL Mark I, ETL は Electrotechnical Laboratory, すなわち,電気試験所の略号)を製作し、1953年に完成した。これは わが国最初の自動計算機である。次いで後藤等は1953年よりわが国最初の実用大 形機 ETL Mark II を設計し、1955年完成した。この完成がわが国の計算機ブーム の源となった。

一方, 1956年富士フィルム株式会社の岡崎は真空管式の Fujic を完成した。 1954年東京大学後藤英一により計算機素子パラメトロンの発明があり, 当時きわめ

- (1) Princeton (2) Institute for Advanced Study (3) J. von Neumann
- (4) stored program system

第2章 情報の符号化

た、さらに誤りがあるということがわかったら、それを正しく訂正することが出来 ないものであろうか。前者を誤り符号の検出⁽¹⁾といい、後者を訂正⁽²⁾という^{(3)~(9)}。 以下にこのような問題について少しく述べることにする。

一般に数値の集合 A = {0, 1, 2, ……, (N-1)}, 2進符号の集合 A'があるとす る。集合 Aの要素の個数は N なるゆえ, A の各要素を A'の各要素に対応をつける ためには、A'の各要素がmビットからなる2進符号とすれば、

 $N \leq 2^m$

(2, 3, 1)

が成立するような m でなければならない。何となれば、m ビットからなる2進符 号の個数が2m個通り存在するから、N≤2m, すなわち、A'の要素の個数がAの 要素の個数より少なくないことを要する

からである。

18

いま, aをAに属する任意の要素とす れば(これをa∈AまたはA∋aで表わ す), aを表わす2進符号, すなわち, a に対応させる2進符号は A' 中のどの要



第2.3.1 図

素に対応させてもよいわけである。もちろん、一度、対応のさせ方を決めてしまえ ば、以後はそれに従わねばならないが、その対応の仕方は種々考えられる。たとえ ば、数値の0を2進符号(00……0)に対応させる必要は必ずしもない。数値に、 それを2進法で表わしたものを対応させるのは、対応のさせ方の一例にすぎないの である。

さて、 Aの各要素に A'の各要素を一義的に対応させる方法が考えられたとする。

- (6) D. Slepian: A Class of Binary Signaling Alphabets, B. S. T. J. 35, p. 203 (1956)
- (7) W. W. Peterson: Error-Correcting Codes, (1961), M. I. T. Press
- (8) 嵩 忠雄:独立でない誤りを訂正するある組織符号について,情報処理, 1, p.132 (昭35)

⁽²⁾ correcting (1) detecting

⁽³⁾ R. W. Hamming : Error Detecting and Error Correcting Codes, B. S. T. J. 29, p.147 (1950)

⁽⁴⁾ 駒宮安男: 論理数学の Information Theory への応用, 電気試験所彙報 17, p. 298 (昭 28 年 4 月)

⁽⁵⁾ 喜安善市: General Theory of Error Correcting Code, Research and Development Data No.4, (Aug., 1953) 日本電々公社通信研究所

⁽⁹⁾ 駒宮安男: General Theory of Most Efficient Codes, Report 163, Digital Computer Lab. Univ. of Illinois (Jun., 1964)

3.1 論理数学の生い立ち

27

第3章 論 理 数 学

3.1 論理数学の生い立ち

与えられた開閉回路⁽¹⁾の解析をしたり、与えられた特性を有する開閉回路を構成 したりするのに、いかなる数学を用いれば便利であるか。開閉回路というのは閉じ て⁽²⁾いる場合と開いている⁽³⁾場合の2種類の動作をする回路であるゆえ、2種類の 値のみの演算で出来ている数学を利用すると便利であろうと考えられる。そこで、 論理学について考えると、普通使用されている論理では、命題は真であるか、偽で あるかの2種類で構成されている。ここにいう命題とは、「雪は白い」や「墨は 黒 い」などのように「真か偽か区別できる主張の内容」のことである。したがって、 論理学を数学的に扱うものがあれば、それは利用出来そうであることに気がつく。 実際、論理代数と呼ばれるものがあって、ある条件(命題)が真であることを1(真 理値⁽⁴⁾が1)に、偽であることを0(真理値が0)に対応させて、論理学上の命題 と命題との関係を式で表わし、その式を計算することにより推論過程および結果を 全く数学的に表わせるのである。したがってこれを開閉回路に応用し、開閉回路を 構成している素子が閉じている場合を1に対応させ、開いている場合を0に対応さ せると、開閉回路の特性は上述の命題と命題との関係式で表わすことが可能となる。

論理代数はブール代数⁽⁵⁾(1847年ブール⁽⁶⁾により論じられた)とか,命題計算 とか,記号論理学とか呼ばれており,ラッセル⁽⁷⁾、シュレーダ⁽⁸⁾、ヒルベルト⁽⁹⁾等 を経て発展され現代に至っている。現代では,論理代数は数学基礎論,多値論理学

(真, 偽のほかにも, いくつかの真理値を含む論理学)等のうちに活躍している。

開閉回路,たとえば,継電器回路は,継電器の制御巻線に電流が流れてから,そ の接点が動作するまでに動作の遅れが必ず存在する。これは動作に因果関係があれ ば因果関係の伝搬速度は原理的に光速度以上にはなり得ない(相対性理論による) から原理的に必ず存在する。実際には光速度よりはるかに遅い速度であるので,動

(1) switching circuit(2) on(3) off(4) truth value(5) Boolean Algebra(6) G. Boole(7) B. A. W. Russel(8) E. Schröder(9) D. Hilbert

第3章 論 理 数 学

作遅れもはるかに大きく,普通,周波数特性というのはこれを表わす目安になるわけである。さて,継電器回路はある状態から次の状態に移りゆく際,必ずこの動作の遅れを媒介としてうつりゆき,これを考慮に入れた理論でないと一般には継電器 回路の動作特性は完全に表現出来ない。ここで,一般には継電器回路一といったが 一組合せ回路⁽¹⁾はこの限りでない(組合せ回路というのは,入力の条件のみにより 出力の状態が決定される開閉回路をいう。これに反し,順序回路⁽²⁾というのは,出 力の状態が入力だけで決定されず,回路の内部状態にも関係するものをいう)。

以上のようなことは,継電器回路を例にとって説明したが,何も継電器回路に限 ったことではなく,いかなる開閉素子を用いた開閉回路にもあてはまることである。

さて、この動作の遅れを理論体系に取り入れるには、論理代数のままでは不都合 であるが、論理代数は計算が容易なのでこれを拡張して**論理数学**と呼び、論理関数 方程式の形において動作の遅れを取り入れた理論が1948 年 後藤以紀により提案 さ れ、現在発展途上にある。外国においては、論理代数の範囲を出なかったが、1954 年ハフマン⁽³⁾は与えられた開閉特性を有する継電器回路を求めるに際して、必要な 補助継電器の定め方について発表しているが、その理論には接点の動作の遅れが考 慮に入れてある。

論理数学なる術語の起源は上述の通りであるが、現在では論理代数をも含めて広い意味でしばしば使用されるようになった。

論理数学は一般に、不連続的な数を取扱う問題の解析に適しており、符号理論と か種々の応用があり、今後も各方面に応用されるであろう。

本書では、その入門を述べ、特に計算機に必要な初歩的な範囲にとどめる。した がって、その応用は計算回路理論(第5章参照)について述べる。それは組合せ回 路の範囲である。

3.2 基礎理論

論理数学の基礎理論を組立てる方法は種々あるが、ここでは数学的厳密さよりも

- (1) combinatory circuit (2) sequential circuit: 逐次回路とも呼ばれている。
- (3) D.A. Huffman

3.2 基 礎 理 論

29

わかりやすさに重点をおいた方法で述べる。

われわれの通常用いている論理は2値論理⁽¹⁾ といって、命題⁽²⁾ (たとえば、「分 数は有理数である」も一つの命題である)は**真**⁽³⁾ (成立する)であるか、偽⁽⁴⁾ (成 立しない)であるか、の2種類しかない。普通、数学で用いる論理はすべてこの2値 論理である。いま、命題が真であるときは1なる数値を対応させ、偽であるときは、 0なる数値を対応させるものとする。

注意 3.2.1 厳密には、命題と、それに対応する値(真理値)とは区別すべき ものであるが、特に区別しなくとも矛盾を生じないので、便宜上ここでは命題を表 わす記号は、またそのままそれに対応する値を表わすものとする。したがって、以 後特に断らない場合は文字はすべて1また0のいずれかの値のみをとるものとする。

さて、いよいよ論理数学に表われる特有の諸定義から述べることにする。

定義 3.2.1 否定⁽⁵⁾ X の否定を $\sim X$, $\neg X$, X', X 等の記号で表わし「X で ない」と読む。そして

$$\sim X = 1 - X$$

で定義する。

否定という概念は、Xが真であれは $\sim X$ は偽であり、Xが偽であれば $\sim X$ は真で あるから、 $\sim X$ を 1-X で定義するのが自然である。

定義 3.2.2 論理和⁽⁶⁾ X と Y の論理和を $X \lor Y$, $X \cup Y$, X + Y等の記号で表わし「X または Y」と読む。そして

 $X \lor Y = Max (X, Y)$

で定義する。

「または」という概念は、X、Y のうち少なくとも一方が真であれば $X \lor Y$ は真で あるから、 $X \lor Y$ を、X、Y のうちの大きい方、すなわち、Max (X, Y)⁽⁷⁾で定義す るのが自然である。

定義 3.2.3 論理積⁽⁸⁾ XとYの論理積をX・Y, X∧Y, X∩Y, X&Y等の記

(8) logical product, and

⁽¹⁾ two valued logic (2) proposition (3) truth (4) false

⁽⁵⁾ negation, not (6) logical sum, or (7) Max は maximum の略

第3章 論 理 数 学

号で表わし「XかつY」と読む。そして

 $X \cdot Y = Min (X, Y)$

で定義する。

30

「かつ」という概念は、X, Yが共に真であるときのみ $X \cdot Y$ は真であり、どちら か一方でも成立しない(偽である)ときは $X \cdot Y$ 全体は成立しないから $X \ge Y$ の 小さい方、すなわち、Min (X, Y)⁽¹⁾で定義するのが自然である。

定義 3.2.4 排他的論理和または論理差⁽²⁾ $X \ge Y$ の排他的論理和を $X \oplus Y$ なる記号で表わす。そして

 $X \oplus Y = (X \cdot \sim Y) \lor (\sim X \cdot Y)$

で定義する。

上の定義により X, Yの1,0のすべての組合せについて X \oplus Yの値をしらべると 第3.2.1表となる。何となれば、たとえば、X = Y = 1なら上述の諸定義により、

 $X \oplus Y = (1 \cdot \sim 1) \lor (\sim 1 \cdot 1)$

| 第3.2.1表 | |
|---------|--|
| | |

| $= (1 \cdot 0) \lor (0 \cdot 1)$ |
|--|
| $= \operatorname{Min}(1,0) \vee \operatorname{Min}(0,1)$ |
| $= 0 \lor 0 = Max(0, 0) = 0$ |

| X | 1 | 1 | 0 | 0 |
|--------------|---|---|---|---|
| Y | 1 | 0 | 1 | 0 |
| $X \oplus Y$ | 0 | 1 | 1 | 0 |

となる。第 3.2.1 表の他も同様にして得られる。第 3.2.1 表を見ると、 $X \oplus Y$ なる 概念は $X \ge Y$ が異なるとき、すなわち、 $X \rightleftharpoons Y$ なるとき $X \oplus Y$ は真で、 $X \ge Y$ が 同じ値をとるとき、すなわち、X = Y なるとき $X \oplus Y$ は偽である。これはまた、次 のようにも考えられる。第 3.2.1 表よりわかるように、

 $X \oplus Y = X + Y \pmod{2}$

すなわち,通常の代数学において「XとYの2を法とする和」とも考えられる⁽³⁾。 これは後に述べるように演算回路等で重要なる概念となる。これはまた,第3.2.1 表より明かなるように差の絶対値を表わしているとも考えられる。すなわち,

 $x \oplus y = |x - y|$

| (1) | Min 12 minin | num の略 | (2) | exclusive or, | or-else |
|-----|--------------|--------|-----|---------------|---------|
|-----|--------------|--------|-----|---------------|---------|

(3) ここに, mod 2 とは 2 を法とする演算で, X+Y(mod 2)とかけば, XとYとの和を 2 で除したときの親余を意味する。したがって, この場合は,割り切れれば 0 で,割り切れない場合は 1 となる。

3.3 論理式の標準形のいろいろ

とって論理積したもの、4個全部とって論理積したものうちのいずれかとなる。よって、特殊乗法標準形の総個数は3.3.1特殊加法標準形の場合と同じで

 $_{2^{2}}C_{0} + _{2^{2}}C_{1} + _{2^{2}}C_{2} + _{2^{2}}C_{3} + _{2^{2}}C_{4} = 2^{(2^{2})}$

= 16

通り存在する。これは n 個の論理変数よりなる論理関数 $f(x_1, x_2, ..., x_n)$ にも拡張 可能であることは **3.3.1** と同様である。すなわち、 2^n 種類の基本和が存在し、 $2^{(2^n)}$ 種類の特殊乗法標準形のうちのいずれか一つが任意の $f(x_1, x_2, ..., x_n)$ の特殊乗法 標準形となる。ついでながら第 3.3.1 表に対応する f(x, y) の特殊乗法標準形のす べての種類を列挙すると、第 **3.3.2 表**となる。

第3.3.2表



3.3.3 排他的論理和による標準形

1 個の論理変数 x を有する論理関数 f(x) は,

 $f(x) = g_0 \oplus g_1 x \tag{3.3.10}$

の形に展開可能である。ここで、 g_0, g_1 は適当な 0, 1のいずれかの値をとる定数とする。正確にいえば、

$$g_0 = f(0)$$
$$g_1 = f(0) \oplus f(1)$$

である。何となれば、式 (3.3.10) において、

x = 0 なるとき 右辺 = $g_0 \oplus g_1 \cdot 0$

 $= g_0$

左辺 = f(0)

第3章 論 理 数 学

(3. 3. 11)

x=1 なるとき 右辺 = g₀⊕g₁・1

:. $g_0 = f(0)$

 $= g_0 \oplus g_1$ 左辺 = f(1) ∴ f(1) = g_0 \oplus g_1 ∴ g_1 = g_0 \oplus f(1) (式 (3.2.22) より) = f(0) \oplus f(1) (式 (3.3.11) より)

これを二つの論理変数を有する論理関数に拡張すると、f(x, y) は,

 $f(x, y) = g_0 \oplus g_1 x \oplus g_2 y \oplus g_{12} x y \qquad (3.3.12)$

のように展開可能である。ここで、 g_0 、 g_1 、 g_2 、 g_{12} は0または1のいずれかの値をとる定数とする(証明は各自試みよ)。

式 (3.3.12) は g_0 , g_1 , g_2 , g_{12} の4 個の定数を含み, f(x, y) によりそれらの定数 が決定される。また,それらの定数は1または0以外の値をとらないから f(x, y)は総計 24 種類存在する。そして定数の個数は論理変数が2 個なるとき 2² 個存在す る。上述のことは n 個の論理変数を有する論理関数 $f(x_1, x_2, \dots, x_n)$ にも拡張可能 で,その展開式は,

 $f(x_1, x_2, \dots, x_n) = g_0 \oplus g_1 x_1 \oplus g_2 x_2 \oplus \dots \oplus g_n x_n \oplus g_{12x_1 x_2} \oplus g_{13x_1 x_3} \oplus \dots \oplus g_{(n-1)n} x_{n-1} x_n$ $\oplus g_{123x_1 x_2 x_3} \oplus \dots \oplus g_{123\dots n} x_1 x_2 \dots x_n \qquad (3.3.13)$

となる。ここで、各 g は 0 または 1 のいずれかの値をとる定数とする。したがって、 g の個数は 2ⁿ 個あり、論理関数の総数は 2^{i2ⁿ)} 種類存在することになる。また、f($x_1, x_2, ..., x_n$) が与えられれば、式 (3.3.13) は一義的に決定されることが証明され る(証明は略す)。したがって、これも標準形と見なすことが出来、**排他的論理和に** よる標準形と呼ぶことにする。これは論理積と排他的論理和の組合せのみより構成 され、否定を含まないことが特徴である。

例 3.3.3 A ∨ Bを排他的論理和による標準形で表現せよ。

A ∨ B を f(x, y) で表わせば,式 (3.3.12) により,

 $A \lor B = f(A, B)$

 $= g_0 \oplus g_1 A \oplus g_2 B \oplus g_{12} A B$

(3. 3. 14)

| 3.3 論理式の標準形のいろいろ | 47 |
|--|-----------------------------|
| となる。さて、 | |
| (1) $A = B = 0$ なるときは, | |
| 式 (3.3.14) の左辺 = f(0, 0) = 0 | |
| 式 (3.3.14) の右辺 = g_0 | |
| $\therefore g_0 = f(0, \ 0) = 0$ | (3. 3. 15) |
| (2) $A = 1, B = 0$ なるときは、 | |
| 式 (3.3.14) の左辺 = f(1,0) = 1 | |
| 式 (3.3.14) の右辺 = g0 ⊕ g1 | |
| $\therefore g_0 \oplus g_1 = 1 \therefore g_1 = 1 \oplus g_0$ | |
| したがって, 式 (3.3.15) より | |
| $g_1 = 1 \oplus 0 = 1$ | (3. 3. 16) |
| (3) $A = 0, B = 1$ なるときは, | |
| 式 (3.3.14) の左辺 f(0,1) = 1 | |
| 式 (3.3.14) の右辺 = $g_0 \oplus g_2$ | |
| $\therefore g_0 \oplus g_2 = 1 \therefore g_2 = 1 \oplus g_2$ | 70 |
| ゆえに,式 (3.3.15) より | |
| $g_2 = 1 \oplus 0 = 1$ | (3. 3. 17) |
| (4) $A = B = 1$ なるときは, | |
| 式 (3.3.14) の左辺 = f(1,1) = 1 | |
| 式 (3.3.14) の右辺 = $g_0 \oplus g_1 \oplus g_2 \oplus g_{12}$ | |
| $\therefore g_0 \oplus g_1 \oplus g_2 \oplus g_{12} = 1 \qquad \therefore g_{12} = 1 \oplus$ | $g_0 \oplus g_1 \oplus g_2$ |
| ゆえに,式(3.3.15),式(3.3.16),式(3.3.17)の諸 | 台式より , |
| $g_{12} = 1 \oplus 0 \oplus 1 \oplus 1 = 1$ | (3. 3. 17') |
| 式 (3.3.15) ないし式 (3.3.17) の諸式を式 (3.3.14) | の右辺に代入すれば, |
| $A \lor B = A \oplus B \oplus AB$ | (3. 3. 18) |
| なる。これが求めるものである。 | |
| 注意 3.3.1 3.3.1, 3.3.2, 3.3.3 に述べた f(x1, x2, | ,…, x _n)の標準形はどれ |
| , 2 ^(2ⁿ) 種類存在することは上述の通りである。それらは | 互に1対1対応してい |

第3章 論 理 数 学

30

48

次に,任意の論理関数の特殊加法標準形と排他的論理和による標準形との間に成 立する重要な関係について述べる。上述したように,任意の論理関数の排他的論理 和による標準形を求めることは,かなり厄介な計算をせねばならなかったが,これ から述べる定理を用いれば,機械的に簡単な手段で求めることが出来,きわめて便 利である。

これから述べることは n 個の論理変数よりなる一般の論理関数について成立する ことであるが、理解の便のため、3 個の論理変数の場合について述べる。

いま、3個の論理変数よりなる特殊加法標準形で表現されている論理関数を $F(x_1, x_2, x_3)$ とし、 $F(x_1, x_2, x_3)$ の特殊加法標準形を次のように表現するものとする。

 $F(x_1, x_2, x_3) = f_0 \sim x_1 \sim x_2 \sim x_3 \lor f_1 x_1 \sim x_2 \sim x_3 \lor f_2 \sim x_1 x_2 \sim x_3 \lor f_3 \sim x_1 \sim x_2 x_3$ $\lor f_{12} x_1 x_2 \sim x_3 \lor f_{13} x_1 \sim x_2 x_3 \lor f_{23} \sim x_1 x_2 x_3 \lor f_{12} x_1 x_2 x_3$ (3.3.19)

したがって,式 (3.3.3)の3変数への拡張として,あきらかに式 (3.3.19)の各 まは、

 $f_0 = F(0, 0, 0), \quad f_1 = F(1, 0, 0), \quad f_2 = F(0, 1, 0), \quad f_3 = F(0, 0, 1)$ $f_{12} = F(1, 1, 0), \quad f_{13} = F(1, 0, 1), \quad f_{23} = F(0, 1, 1), \quad f_{123} = F(1, 1, 1)$ (3. 3. 20) を意味している。

次に f(x1, x2, x3) は次式の排他的論理和による標準形により表現されている3個の論理変数よりなる論理関数とする。すなわち,

 $f(x_1, x_2, x_3) = f_0 \oplus f_1 x_1 \oplus f_2 x_2 \oplus f_3 x_3 \oplus f_{12} x_1 x_2 \oplus f_{13} x_1 x_3 \oplus f_{23} x_2 x_3 \oplus f_{123} x_1 x_2 x_3$

(3.3.21)

ここで、式 (3.3.20) 左辺の各 f は式 (3.3.20) の各 f を意味する。

式 (3.3.19),式 (3.3.21) 両式より理解されるように, $f(x_1, x_2, x_3)$ は $F(x_1, x_2, x_3)$ の各基本積の係数を係数とし、その基本積中の肯定の変数のみを変数とし、否定のついた変数は除去し、それらを排他的論理和による標準形の各項とした論理関数である。もちろん、 f_0 は式 (3.3.19) よりあきらかなように、否定のついた論理変数のみよりなる基本積(すなわち、 $\sim x_1 \sim x_2 \sim x_3$)の係数であるから、 $\sim x_1, \sim x_2$,

第3章 論 理 数 学

 $g(x_1, x_2, x_3) = g_0 \oplus g_1 x_1 \oplus g_2 x_2 \oplus g_3 x_3 \oplus g_{12} x_1 x_2 \oplus g_{13} x_1 x_3 \oplus g_{23} x_2 x_3 \oplus g_{123} x_1 x_2 x_3$ (3. 3. 24)

上述のことは,

$$F \Longleftrightarrow f$$
$$\parallel \\ g \Longleftrightarrow G$$

なる関係である。これから F=gを証明しようとするわけである。

そこで、g を特殊加法標準形により表現した式が $H(x_1, x_2, x_3)$ になったと仮定すると、実は $H(x_1, x_2, x_3) = F(x_1, x_2, x_3)$ 、すなわち、 $H(x_1, x_2, x_3)$ は $F(x_1, x_2, x_3)$ になるということをこれから証明する。

いま, g を特殊加法標準形で表現した $H(x_1, x_2, x_3)$ を次のように表わすものと する。

 $H(x_1, x_2, x_3) = h_0 \sim x_1 \sim x_2 \sim x_3 \lor h_1 x_1 \sim x_2 \sim x_3 \lor h_2 \sim x_1 x_2 \sim x_3 \lor h_3 \sim x_1 \sim x_2 x_3$ $\lor h_{12} x_1 x_2 \sim x_3 \lor h_{13} x_1 \sim x_2 x_3 \lor h_{23} \sim x_1 x_2 x_3 \lor h_{123} x_1 x_2 x_3 \quad (3.3.25)$

(ii) により G は f を特殊加法標準形で表現した式であるから、 x_1 , x_2 , x_3 のいか んにかかわらず、 $G(x_1, x_2, x_3) = f(x_1, x_2, x_3)$ が成立する。したがって、 x_1, x_2, x_3 の 1, 0 の種々組合せにより式 (3.3.21)、式 (3.3.23) を比較すれば、

| G(0, 0, 0) = f(0, 0, 0) | より | $g_0 = f_0$ | (3. 3. 26) |
|-------------------------|----|---|--|
| G(1, 0, 0) = f(1, 0, 0) | より | $g_1 = f_0 \oplus f_1$ | (3. 3. 27) |
| G(0, 1, 0) = f(0, 1, 0) | より | $g_2 = f_0 \oplus f_2$ | (3. 3. 28) |
| G(0, 0, 1) = f(0, 0, 1) | より | $g_3 = f_0 \oplus f_3$ | (3. 3. 29) |
| G(1, 1, 0) = f(1, 1, 0) | より | $g_{12} = f_0 \oplus f_1 \oplus f_2 \oplus f_{12}$ | (3. 3. 30) |
| G(1, 0, 1) = f(1, 0, 1) | より | $g_{13} = f_0 \oplus f_1 \oplus f_3 \oplus f_{13}$ | (3. 3. 31) |
| G(0, 1, 1) = f(0, 1, 1) | より | $g_{23} = f_0 \oplus f_2 \oplus f_3 \oplus f_{23}$ | (3. 3. 32) |
| G(1, 1, 1) = f(1, 1, 1) | より | $g_{123} = f_0 \oplus f_1 \oplus f_2 \oplus f_3 \oplus f_{12} \oplus f_{13} \oplus f_{$ | <i>Ðf</i> ₂₃ <i>⊕f</i> ₁₂₃ |
| | | | (3. 3. 33) |

が得られる。これから各fを各gで表現することが出来る。すなわち、式(3.3.26) より、まず、

| | 3.3 論理式の標準形のいろいろ | 51 |
|-----------------------|--|---|
| | $f_0 = g_0$ | (3. 3. 26') |
| 式(3.3.26), 式(3. | 3.27) 両式から, | |
| | $f_1 = f_0 \oplus g_1$ | |
| これに式 (3.3.26) |)を代入すると, | |
| | $f_1 = g_0 \oplus g_1$ | (3. 3. 34) |
| 同様にして, | | |
| | $f_2 = g_0 \oplus g_2$ | (3. 3. 35) |
| | $f_3 = g_0 \oplus g_3$ | (3. 3. 36) |
| 式 (3.3.30), 式 (3 | 3.3.26′), 式 (3.3.34), 式 (3.3.35), 式 (| 3.3.36)の諸式より, |
| | $f_{12} = f_0 \oplus f_1 \oplus f_2 \oplus g_{12}$ | |
| | $= g_0 \oplus g_0 \oplus g_1 \oplus g_0 \oplus g_2 \oplus g_{12}$ | |
| | $= g_0 \oplus g_1 \oplus g_2 \oplus g_{12}$ | (3. 3. 37) |
| 同様にして, | | |
| | $f_{13} = g_0 \oplus g_1 \oplus g_3 \oplus g_{13}$ | (3. 3. 38) |
| | $f_{23} = g_0 \oplus g_2 \oplus g_3 \oplus g_{23}$ | (3. 3. 39) |
| また,式(3.3.33) |)より同様な方法により, | |
| $f_{123}=f_0\oplus f$ | $f_1 \oplus f_2 \oplus f_3 \oplus f_{12} \oplus f_{13} \oplus f_{23} \oplus g_{123}$ | |
| $= g_0 \oplus g_0$ | $g_0 \oplus g_1 \oplus g_0 \oplus g_2 \oplus g_0 \oplus g_3 \oplus g_0 \oplus g_1 \oplus g_2 \oplus g_{12} \oplus$ | $g_0 \oplus g_1 \oplus g_3 \oplus g_{13}$ |
| $\oplus g_0$ | $\oplus g_2 \oplus g_3 \oplus g_{23} \oplus g_{123}$ | |
| $= g_0 \oplus$ | $g_1 \oplus g_2 \oplus g_3 \oplus g_{12} \oplus g_{13} \oplus g_{23} \oplus g_{123}$ | (3. 3. 40) |
| 上述のことは, G(| x_1, x_2, x_3) \dot{b} $f(x_1, x_2, x_3)$ の特殊加法標準 | 進形による表現式であ |
| るという関係から, | 式 (3.3.26′), 式 (3.3.34) ないし式 (3.3 | . 40) の諸式が得られ |
| た。同様な関係が H | (x1, x2, x3) と g(x1, x2, x3) に存在する。す | 「なわち, H(x1, x2, x3) |
| は仮定により g(x1,: | x2, x3)を特殊加法標準形で表現した式であ | ある。したがって, H |
| と g の間にも式 (3.) | 3.26'), 式 (3.3.34) ないし式 (3.3.40) | の諸式と同様な関係 |
| が成立することはあ | きらかである。すなわち, | |
| | $h_0 = g_0$ | 1 |
| | $h_1 = g_0 \oplus g_1$ | 1 |
| | | |

第3章 論 理 数 学

 $\begin{array}{c} h_{2} = g_{0} \oplus g_{2} \\ h_{3} = g_{0} \oplus g_{3} \\ h_{12} = g_{0} \oplus g_{1} \oplus g_{2} \oplus g_{12} \\ h_{13} = g_{0} \oplus g_{1} \oplus g_{3} \oplus g_{13} \\ h_{23} = g_{0} \oplus g_{2} \oplus g_{3} \oplus g_{23} \\ h_{123} = g_{0} \oplus g_{1} \oplus g_{2} \oplus g_{3} \oplus g_{12} \oplus g_{13} \oplus g_{23} \oplus g_{123} \end{array} \right)$ (3. 3. 41)

が成立する。式 (3.3.41)の諸式と式 (3.3.26′), 式 (3.3.34) ないし式 (3.3.40)の諸式とより,

$$h_0 = f_0, \ h_1 = f_1, \ h_2 = f_2, \ h_3 = f_3, \ h_{12} = f_{12}, \ h_{13} = f_{13}, \ h_{23} = f_{23},$$

 $h_{123} = f_{123}$ (3.3.42)

が成立する。したがって,

 $H(x_1, x_2, x_3) = F(x_1, x_2, x_3) = g(x_1, x_2, x_3)$ (3.3.43)

これで定理は証明された。

注意 3.3.2 [定理 3.3.1] においては、Fより出発して F = g を証明したが、 F, f, G, g のいずれより出発しても、定理は証明出来る。

例 3.3.4 上述の定理を利用して,排他的論理和による標準形を求める例を述べる。いま, *F*(*x*₁, *x*₂, *x*₃) として,

$$F(x, y, z) = -x - y - z \lor xy - z \qquad (3.3.44)$$

とする。しからば、

$$f(x, y, z) = 1 \oplus xy$$
 (3.3.45)

となるが, f(x, y, z) は3 個の論理変数 x, y, z よりなる論理関数であるはずである のに,実際は 1 $\oplus xy$ という2 個の論理変数 x, y の論理関数となってしまった。し かし, 〔定理 3.3.1〕 を利用するときは、あくまで3 個の論理変数よりなる論理関 数として, *F*, *f*, *G*, *g* を扱わねばならない。

したがって,

$$\begin{aligned} f(x, y, z) &= 1 \oplus xy \\ &= f(0, 0, 0) \sim x \sim y \sim z \lor f(1, 0, 0) x \sim y \sim z \lor f(0, 1, 0) \sim xy \sim z \\ &\lor f(0, 0, 1) \sim x \sim yz \lor f(1, 1, 0) xy \sim z \lor f(1, 0, 1) x \sim yz \end{aligned}$$

第5章 計算回路理論(1)(2)

95

5.1 計算回路の基礎となる方程式

いま,

 $A_1 + A_2 + \dots + A_n = d_m 2^m + d_{m-1} 2^{m-1} + \dots + d_1 2 + d_0$ (5.1.1) ここで、 各 A_i]

 $\left\{ \begin{array}{c} 1 & -1 \\ 0 & state 1 \\ 0 & stat$

m : 2^m≤nを満足する最大の正整数

なる式を考えると,式(5.1.1)の左辺の各 Ai のとる1 または0の値の種々の組合 せにより各 diの値はいろいろ変化するが,各 Ai を既知数,各 di を未知数とみなし たとき,未和数 di は論理数学的に解けるのである。ここで解けるという意味は, 各 di が既知数 Ai を論理演算子(否定,論理和,論理積,排他的論理和等)で結合 したもので表現できるということである。

これを基礎理論とすると、種々の計算回路等がnの特別な場合として数学的に統一的に設計できる。

ここでは、その例として、n = 2の場合(半加算器)、n = 3の場合(全加算器)、 n = 5の場合(3入力2進法加算回路、2入力10進法加算回路)、 $A_1 = A_2 = \cdots = A_n$ = 1の場合(ダイオードの選出回路)について述べる。

今後の記述を簡単にするため、次の記号を定義する。

定義 5.1.1 $\sum_{n}^{r} (x_1, x_2, \dots, x_n)$

この記号は、n 個の論理変数 $x_1, x_2, ..., x_n$ より任意のr 個をとって論理積し、そのすべての組合せを排他的論理和で結合することを意味する。たとえば、n = 3、r = 2の場合は、

- (1) 駒宮安男:電気計算回路理論,電気試験所研究報告 No. 526 (1951 年 11 月)
- (2) Y. Komamiya : Theory of Computing Networks, Researches of ETL, No. 580 (Sept., 1959)

さて、次に除算の高速化であるか、乗算の場合のようにうまくゆかない。いろいろ提案はあるが^{(1)~(6)}、回路が複雑となりあまり実用的でないので文献のみあげる ことにする。

浮動小数点方式の場合は除数の指数部から被除数の指数部を減じ,除数の仮数を 被除数部の仮数で除して,正規化にともなって最終結果の指数部を補正する必要が あるのは言うまでもない。

第6.5.3 表 10 進数の非復元法による除算の例

| | 375 | 1 | 4 | 8 | 3 | 2 | 0 | |
|-----|-------|---|---|---|---|---|---|--|
| 减 | 算→ | | 3 | 7 | 5 | 0 | 0 | - |
| | | - | 1 | 0 | 8 | 2 | 0 | |
| 减 | 算→ | | 3 | 7 | 5 | 0 | 0 | (MSD) |
| | | - | 2 | 6 | 6 | 8 | 0 | ──→負の剰余 |
| 桁移動 | と加算─→ | | | 3 | 7 | 5 | 0 | |
| | | - | 2 | 2 | 9 | 3 | 0 | |
| 加 | 算→ | | | 3 | 7 | 5 | 0 | |
| | | - | 1 | 9 | 1 | 8 | 0 | |
| 加 | 算→ | | | 3 | 7 | 5 | 0 | |
| | | - | 1 | 5 | 4 | 3 | 0 | |
| 加 | 算→ | | | 3 | 7 | 5 | 0 | |
| | | - | 1 | 1 | 6 | 8 | 0 | - 加昇。回 |
| 加 | 算─→ | | | 3 | 7 | 5 | 0 | $0 - 10 - 8 = 2 \longrightarrow 2 \rightarrow$ |
| | | | _ | _ | - | _ | _ | - |

 M. Goto, Y. Komamiya et al. : Theory and Structure of The Automatic Relay Computer ETL MarkII, Researches of ETL, No. 556 (Sept., 1956)

(2) O. L. Mac Sorley : High-speed Arithmetic in Binary Computers, Proc. IRE 49, pp. 67-91 (1961)

- (3) J.E. Robertson: A New Class of Digital Division Methods, Trans. IRE, EC-7 pp. 218-222 (1958)
- T.D. Tocher : Techniques of Multiplication and Division for Automatic Binary Computers, Quart. J. Mech & Appl. Math. 11 pt 3, pp. 364-384 (1958)
- (5) G. Metze: A Class of Binary Divisions Yielding Minimally Represented Quotients, Trans. IRE, EC - 11, pp. 761-764 (1962)

 (6) C. V. Freiman : Statistical Analysis of Certain Binary Algorithms, Proc. IRE 49, pp. 91-103 (1961)



3 Application of Group Theory to Mathematical Logic by Yasuo Komamiya

The following publication by Yasuo Komamiya

Komamiya, Y., Application of logical mathematics to information theory (Application of theory of group to logical mathematics), *The Bulletin of the Electrotechnical Laboratory in Japanese Government*, April 1953.

can be viewed as the first suggestion of application of group theory to optimization problems and synthesis methods in the area of digital logic.

The application of group theory in this area diverged later in few different directions. An approach was related to the application of the affine group and performing affine transformations over variables to get compact representations of switching functions [10]. This approach evolved in various spectral methods for digital logic starting in pioneering work of several authors [2], [3], [8], [9], [11], and applied for solving various problems as classification, decomposition, optimization, synthesis of switching functions, and other tasks in switching theory and circuit design.

Another related approach was developed through relationships with spectral methods in signal processing [4], [5], leading to spectral logic as a subdiscipline within the theory of digital systems, see for instance [6] and references therein.

A different approach towards the usage of group theory in logic circuit design was developed in a series of publications discussing the design of logic circuits by conservative logic elements. Since by definition the outputs of conservative logic elements are permutations of inputs, the underlying algebraic structure is selected as the symmetric group of permutations and related non-Abelian groups [13], [16], [17], [18], [19], [20], [21]. These publications can be viewed as pioneering work in reversible logic synthesis, since are based on permutations.

In the case of non-Abeian groups, the approach initiated by Komamiya was further elaborated as a method for optimization of decision diagrams, definition of particular functional expressions, and synthesis for regularity from 1996 until now in [22], [24], [25], [26], [27], [28]. For more details, see also [26].

UDC 164:519.4

論理数学の Information Theory への應用

(群論の論理数学への応用)

Application of Logical Mathematics to Information Theory (Application of theory of Group to Logical Mathematics)

(1953, 1, 31 受付)

宮 安 男*

Y. Komamiya

駒

\$§1. 緒

最近 information theory なるものが登場し、盛ん に研究されているが、information 源が離散的な場合 は、結局が符号は二進符号と考えられるので、その符 号化の問題を解析する手段として、論理数学を応用す ることを提唱する。

従来 連続的な問題は解析学に乗るので解析しやす いが、不連続的な問題は数学的にも未解決な問題が多 く、解析しにくいのである。しかるに、論理数学 二位、 一般には有限多値) は不連続的な値を取扱うので、かか る問題に応用すると便利なことが多い。

ここでは、その一応用として、酸散的 見つ雑音を含 む場合の符号化 (coding) の個数の限界について 論ず る。この問題は現在、未解決であり、最適符号化 (efficient coding) を求める問題にも関勝して、通信工学 は言うに及ばず、遂次自動計算機等においても極めて 重要である。

木論文においては、水める限界を与える一般式を論



理式(二値)で与え、論理数学(二値)に群論を応用し、 その限界においては code はある結合規則の下ですべ ての原素の位数が2である如き Abel 群をなすことを 証明する。

籠理数学に
群論を
応用することは、
新しい
試みであ
り、
従って
それに
伴う
若干の
基礎
理論を
も
論ずる。

なお,本論文において用いる論理記号としては、否 定,論理律. 論理和. 対等をそれぞれ ~,・, ∨, こ で 表わすものとし、記号の強弱は下記の順で、左が一番 強いものとする。

(通常の数学の記号) =,~,·,V,之,=

しかして、間違いの虞れなき場合は、論理徴の記号^{*} は省略することがあるものとする。

\$\$2. 一般式

information 溺が確認的且つ雑音を含む場合の符号 化 (coding) の個数の限界を求める問題は、これを数学

Carden and the second second second

しては電子レンズの収差にはならないが、現在の如く 多段レンズ型顕微鏡においては、総合して収差が現わ れてくる。その他に電子顕微鏡の調節、操作において、 アンペアターンを変化するとその都度各段のレンズが 軸を移動するような結果となり、非常に不便を感じる ことになる。(1952, 12, 12)

参考文献

(1) 例えば、谷安正著 静電場

· 動理却

- (2) 井上: 電子顕微鏡の輪非対称収差, 電試量 13,
 6, p. 170.
- (3) 井上: 電子顕微鏡用電子レンズの動非対称収差 について(その2) 電気彙 16, 7 p. 501.
- (4) 井上:電子顕微鏡電子レンズの転非対称収差に ついて(その1) 電試彙 16,6 p. 443.

論理数学の Information Theory への広用

的に表現すると次の如くなる。 いま,符号 (code) は n 個の二進符号からなるものと

し、その最小距離")をpとする。しかして、

$$\begin{pmatrix} x_{11}, & x_{12}, & x_{13}, & \dots, & x_{1n} \\ x_{21}, & x_{22}, & x_{23}, & \dots, & x_{2n} \\ \vdots \\ \vdots \\ x_{m1}, & x_{m2}, & x_{m3}, & \dots, & x_{mn} \end{pmatrix}$$
(2.1)

(ここに、各 xijは0又は1なる値をとるものとする。)

なる行列を考えるとき、

を満足する m の最大値を求めればよいことになる。 さて、m の最大値を求めることは、通常の数学では

容易でないが, 論理数学を用いて (2·2) 式を書き換え ると便利であるが, そのため若干の補助定理をまず, 述べる。

【定理 2·1】 z, y を二値命題変項と見做すとき,

|x-y| さ(xさ~y)

[証明]

|x-y|を表わす二気命選函数をf(x, y)とせば、 |x-y| = f(x, y) (2·3) $之f(1, 1)xy \lor f(1, 0)x \sim y$ $\lor f(0, 1) \sim xy \lor f(0, 0) \sim x \sim y$ (2·3')

∨ f(0, 1)~zy∨ f(0, 0)~z~y (2·3') となる故. (第2·1 表) により (2·3') の各係数を決定す

| z | 1 | 1 | 0 | 0 | r-u = f(r, u) |
|-------|---|--------|-----|---|--|
| y | 1 | 0 | 1 | 0 | <i>z</i> = y (2, 11) <i>z</i> = ~y ∨ ~ xy |
| 12-11 | 0 | 1 | 1 | 0 | <i>₹(x₹~y</i>) |
| | (| \$ 2·1 | (表) | | ∴ x-y ₹(x₹~y) |

【定理 2·2】 A₁, A₂, …, A_n は 0 又は 1 なる値をとる とき

$$\Lambda_1 + \Lambda_2 + \dots + \Lambda_n \ge p$$

なる命題を下で表わせば

$$F \rightleftharpoons \bigvee_{n}^{\vee} (\Lambda r_{1} \cdot \Lambda r_{1} \cdot \dots \cdot \Lambda r_{p})$$

但L n≥p≥1

 $V(A_{r_1}, A_{r_1}, \dots, A_{r_p})$ は A_1, A_1, \dots, A_n から任意 の μ 個をとって諗理役し、そのすべての組合せを論 理和することを意味するものとする。

【証明】

 $A_1, A_2, ..., A_n は 0 又は 1 なる値をとるのみなる故,$ $<math>A_1 + A_2 + A_n \ge p$ なるためには、少くとも A1, A2, …, An のうちp個以 上は1にならねばならないから

FZV (Ar1 · Ar1 · ···· · Arp)

で表わされることは明らかである。

以上の定理を用いて (2・2) 式を論理式で表わせば、次の如くなる。

【定理 2·3】 (2·2) 式を表わす命題を Fif とせば

$$F_{ij} \neq \bigvee \left(X_{ij}^{i} \cdot X_{ij}^{j} \cdot \dots \cdot X_{ij}^{p} \right)$$

FijZFji

 $X_{ij}^{k} \equiv (x_{ik} \not\subset \neg x_{jk})$ $1 \leq k \leq n, \ n \geq p \geq 1$

にして.

E EIC.

[証明]

[定理 2・1], [定理 2・2] により明らかである。

さて,前述により (2·2) 式は, i ≠ j, 1≦i, j≦n な る任意の整数 i, j について成立する故

 $\begin{array}{c} F_{12}F_{13}F_{24}\cdots\cdots F_{1m} \\ F_{23}F_{24}\cdots\cdots F_{2m} \\ F_{31}\cdots\cdots F_{2m} \\ \end{array}$

F_{(m-1)m}之1 (2・4) (=タ1_m で表わすことにする) (2・4')

が成立する。故に、求める m は

(2.5)

(2.6)

(2.7)

ならしめる mの最大値を求めればよいことになる。即 ち、 \mathfrak{A}_m 之1 ならしめる m の最大値を m, とせば、 $m_s < m$ なる任意の整数 m について \mathfrak{A}_m は恒等的に 0 とな る。即ち、

1,21

m>m, tr6 21m=0

故に、94m を各 ≠ij (1≤i≤m, 1≤j≤n) に関する特殊 加法標準形に展開したとき、その項数が0となる m の 最小値を求めれば (今, それを m_{min} とす),

 $m_0 = m_{min} - 1$

となる。

【例 2·1】 n=1, p=1 なるとき この場合は F_{ij} こX¹_{ij}

となる。しかるに、

 $F_{13}F_{13}F_{21} \rightleftharpoons (x_{11} \rightleftharpoons \sim x_{31})(x_{11} \rightleftharpoons \sim x_{31})(x_{21} \rightleftharpoons \sim x_{31}) = 0$ $\therefore \quad m_{\min} = 3 \qquad \therefore \qquad m_{3} = 3 - 1 = 2$

 Hamming, R. W. Error detecting and correcting codes, B. S. T. J. 29 (1950) pp. 147-159.

-(59)--

```
299
```

| 300 | n x H | 版 JT 编 報 第17 倍 第 4 号 | |
|---|--|--|-------------|
| しかして | | † べての組合せを論理領することを意味 | するもの |
| | $F_{124}(z_{114} \sim z_{21})$ | する。 | |
| | $ \underbrace{ \left\langle x_{11} \right\rangle }_{x_{21}} \underbrace{ \left\langle x_{21} \right\rangle }_{x_{21}} \underbrace{ \left\langle x_{21} \right\rangle }_{x_{21}} $ | (१२ ६४) | |
| 故に、行列(2 | ·1) はこの場合 $\begin{pmatrix} 1\\0 \end{pmatrix}$ または $\begin{pmatrix} 0\\1 \end{pmatrix}$ である。 | 題意により, | |
| [PH#2 2·1] | | $\bigvee_{n}^{p} (Ar_{1} \cdot Ar_{1} \cdot \cdots \cdot Ar_{p})$ | |
| [例 2·1] よ | り解る如く、 lm, をエij に関する特殊加 | Z ZAriAri. Aro~Aro+1~Aro+2~Ar | 0+3···~ A, |
| 法標準形に展 | 長開したときの各項を1とおいたときの各 | n | |
| エリ の値が行 | 列(2·1)を与えることになる。即ち 91m。 | $\vee \sum_{n} A_{r_1} A_{r_1} \cdots A_{r_{p+1}} \sim A_{r_{p+2}} \sim A_r$ | p+3 ··· ~ A |
| なるときので | oding を与えることになる。 | $\bigvee \sum_{r=1}^{p+2} A_{r_1} A_{r_2} \cdots A_{r_{p+2}} \sim A_r$ | p+3 ···~ A |
| at. Fij | の一般の場合に llmの zij に関する特殊 | | |
| 加法標準形の | 項数を求めることは、極めて困難である。 | : 1-1 | |
| しかし、m。のある評価式を求める手段を次に述べる。 | | $\bigvee \sum_{n} Ar_1 Ar_1 \cdots Ar_{n-1} \sim Ar_n$ | |
| | P | ∨ A ₁ A ₂ | 10 O |
| 【定理 2.4】 | $F \rightleftharpoons \bigvee_{n} (A_{r_1} \cdot A_{r_1} \cdot \dots \cdot A_{r_p})$ | p | (2.8) |
| $\Rightarrow A (A, V, A, V, M, A)$ | | EEC, SAriAri. Arp~Arp+1 ~~ Arn it Ai, Ag | |
| $\leftarrow \prod_{n} (Ar_1 \vee Ar_1 \vee \cdots \vee Ar_{n-p+1})$ | | …, An のうちより任意の (n-p) 個には否定をつけ, | |
| p | | 残りの p 個はそのままで論理賞したもののすべての | |
| F, Vit[| 定理 2·2] で定義したものである。 | 組合せを論理和することを意味する。他 | し同様。 |
| A (Ari V Ari V V Arn-p+1) it A1, A2,, An I | | さて、次に V (~Ar1~Ar1…~Arn-p+1)を考える | |
| り任意の(| n-p+1) 個をとって論理和し, そのす↑ | に, (2・8) 式と同様にして, | |
| | $\overrightarrow{\mathcal{L}} \stackrel{n-p+1}{\underset{n}{\overset{n-p+1}{\underset{n}{\overset{n-p+2}{\underset{n}{\overset{n-p+2}{\underset{n}{\overset{n-p+2}{\underset{n}{\overset{n-p+2}{\underset{n}{\overset{n-p+2}{\underset{n}{\overset{n-p+2}{\underset{n}{\overset{n-p+2}{\underset{n}{\overset{n-p+2}{\underset{n}{\overset{n-p+2}{\underset{n}{\overset{n-p+2}{\underset{n}{\overset{n-p+2}{\underset{n}{\overset{n-p+1}{\underset{n}{\overset{n-p+1}{\underset{n}{\overset{n-p+1}{\underset{n}{\overset{n-p+1}{\underset{n}{\overset{n-p+1}{\underset{n}{\overset{n-p+1}{\underset{n}{\overset{n-p+1}{\underset{n}{\overset{n-p+1}{\underset{n}{\overset{n-p+1}{\underset{n}{\overset{n-p+1}{\underset{n}{\overset{n-p+1}{\underset{n}{\underset{n}{\overset{n-p+1}{\underset{n}{\underset{n}{\overset{n-p+1}{\underset{n}{\underset{n}{\overset{n-p+1}{\underset{n}{\underset{n}{\overset{n-p+1}{\underset{n}{\underset{n}{\underset{n}{\overset{n-p+1}{\underset{n}{\underset{n}{\underset{n}{\overset{n-p+1}{\underset{n}{\underset{n}{\underset{n}{\underset{n}{\underset{n}{\underset{n}{\atopn}{\underset{n}{$ | $ \cdot \Lambda_{r_n-p+1} \Lambda_{r_n-p+1} \cdots \Lambda_{r_n} $ $ \sim \Lambda_{r_n-p+2} \Lambda_{r_n-p+3} \cdots \Lambda_{r_n} $ | |
| | | | |
| | v 2; ~Ar1~Ar1 | $\sim Ar_{n-1}Ar_n$ | |
| | $\vee \sim A_1 \sim A_2$ | $\sim Ar_n$ | (2.9) |
| | $\neq \sim \Lambda_1 \sim \Lambda_2$ | $\sim \Lambda_n$ | |
| | $\bigvee \sum_{n} \Lambda_{r_1} \sim \Lambda_{r_3}$ | ~Arn | |
| | $\bigvee \sum_{n=1}^{2} A_{r_1} A_{r_2} \sim A_{r_3} \cdots \cdots$ | ~Arn | |
| | $ \stackrel{:}{\underset{\sum}{}} P^{-1} A_{r_1} A_{r_2} \cdots A_{r_{p-1}} $ | ~Arp~Arn | (2.9') |
| しかるに A | 1, A2, An の特殊加法標準形のすべて | ‡ (2.10), (2.11) 両式より明らかに, | |
| の項の論理和 | は常に1なる故, (2・8), (2・9') 両式より, | $\bigvee_{V}^{P} \left(\Lambda_{r_{1}} \cdot \Lambda_{r_{1}} \cdot \dots \cdot \Lambda_{r_{p}} \right)$ | |
| V (Ar. Ar. | Are) V V (~Are ~Are ~Are | n-p+1 | 1000 |
| 21 | in | $Z \sim \bigvee_{n} (\sim Ar_1 \sim Ar_2 \cdots \sim Ar_{n-p+1})$ | (2.12) |
| the shirts | | $\neq \stackrel{n-p+1}{\Lambda} (A_{r_1} \vee A_{r_2} \vee \cdots \vee A_{r_{n-1}})$ | (2.12/) |
| F. P. | 太保理形の各地は丘に排他的なる故、 | n | |
| {V (Ari A | $r_1 \cdots Ar_p$ | 【定理 2.5] | |
| - · { V (| ~Ar1~Ar1.~~ Arn-p+1) = (2.11) \$ | $F_{ij} \neq \bigvee^p (X_{ij}^{r_1} \cdot X_{ij}^{r_2} \cdot \dots \cdot X_{ij}^{r_p})$ | |
| , | | | |
| | -(6 | ·) | |

*

論理数学の Information Theory への応用

 $\neq^{n-p+1} \left(X_{ij}^{r_1} \vee X_{ij}^{r_1} \vee \dots \vee X_{ij}^{r_{n-p+1}} \right)$ ととに、Fijは[定理2.3]と同じである。 【証明】 [定理 2.3]の Fir に [定理 2.4] を適用すればよい。 さて、p=1 なる場合を考えるに、このときの Fij を G"1 2.411. $G_{ij}^{n} \neq X_{ij}^{1} \vee X_{ij}^{1} \vee \cdots \vee X_{ij}^{n} \qquad (2.13)$ なることは明白である。しかして、このときの mo は $m_0 = 2^n$ (2.14)なることも明らかである。 故ic, $G_{ij}^{n-p+1} \neq X_{ij}^{1} \vee X_{ij}^{1} \vee \dots \vee X_{ij}^{n-p+1}$ (2.15) なるときのか。は $m_3 = 2^{n-p+1}$ $(2 \cdot 16)$ とたろ。 しかるに、Fif は [定理 2.5] により Gif たる論 理律因子を有する。 故に. $\dot{G}_{(m-1)m}^q = \mathfrak{B}_m^q$ (2.17) 但し g=n-p+1 とおけば、乳…は 20 なる論理積因子を有する。 故に. Bmao troit Um=0 (2.18) となる。 しかして、別加は(2.16)式により m≤2n-p+1 trbit 8m=0 (2.19)m>2n-p+1 trbit 8m=0 松こ、乳加は少くとも m>2n-p+1 tobit Mm=0 (2.20)故に、一般に mo lt ma 52n-p+1 (2.21) しかして、 n ≥p なる故、 m, ≥2 : 2≤ma≤2n-p+1 (2.22) これは、 m, の重要なる評価式である。 §§3. 群論の論理数学への応用

§3.1 特殊加法標準形詳

今, 以後用いる x, y, z, u, z₁, z₂, … 等は 0 又は 1 な る値をとる変数とする。従って、二値 命題変項と見敏 せる。

301

しかして、 $\binom{z}{y}$ なる置換を考え、次にその規約を設ける。

【規約 3.1]

x の特殊加鉄標準形 (これは勿論 x か ~ x かのいず れかである)の二項を y, z とするとき、y に $\binom{z}{y}$ たる 置換を対応させて、 $\binom{z}{y}$ を "z を底とする y に対応す る置換" と呼ぶことにする。

しかして、上述に定義した置換相互間の結合は、次 の如く与えるものとする。即ち、

【規約 3·2] $\begin{pmatrix} x \\ y \end{pmatrix} \cdot \begin{pmatrix} y \\ z \end{pmatrix} = \begin{pmatrix} x \\ z \end{pmatrix}$

ここに結合の記号"・"は間違いの選れなきときは 省略することがあるものとする。しかして、この結合 を積と呼ぶことにする。

【規約 3·3] $\begin{pmatrix} z \\ y \end{pmatrix}$ なる置換と $\begin{pmatrix} \sim z \\ \sim y \end{pmatrix}$ なる置換とは金 く同じものを表わすものとする。即ち、

$$\binom{x}{y} = \binom{\sim x}{\sim y}$$

【定理 3·1] $\begin{pmatrix} x \\ y \end{pmatrix} = \begin{pmatrix} y \\ z \end{pmatrix}$

【証明】

```
x = y = 1 \quad f_{x} \in \qquad \begin{pmatrix} x \\ y \end{pmatrix} = \begin{pmatrix} 1 \\ 1 \end{pmatrix} = \begin{pmatrix} y \\ z \end{pmatrix}
x = 1, \quad y = 0 \quad f_{x} \in \qquad \begin{pmatrix} x \\ y \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \end{pmatrix} = \begin{pmatrix} 0 \\ 1 \end{pmatrix} = \begin{pmatrix} 0 \\ x \end{pmatrix}
([規 i) 3 \cdot 3] = [x + 5)
x = 0, \quad y = 1 \quad f_{x} \in \qquad \begin{pmatrix} x \\ y \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \end{pmatrix} = \begin{pmatrix} 1 \\ 0 \end{pmatrix} = \begin{pmatrix} y \\ z \end{pmatrix}
([\# i) 3 \cdot 3] = [x + 5)
x = y = 0 \quad f_{x} \in \qquad \begin{pmatrix} x \\ y \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \end{pmatrix} = \begin{pmatrix} y \\ z \end{pmatrix}
([\# i) 3 \cdot 3] = [x + 5)
x = y = 0 \quad f_{x} \in \qquad \begin{pmatrix} x \\ y \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \end{pmatrix} = \begin{pmatrix} y \\ z \end{pmatrix}
([\# i) 5 + 5]
([\# i) 5
```

[規約3·1] により $\begin{pmatrix} 1\\1 \end{pmatrix} = \begin{pmatrix} 0\\0 \end{pmatrix}$ また x=1 なら $\begin{pmatrix} x\\x \end{pmatrix} = \begin{pmatrix} 1\\1 \end{pmatrix}$ x=0 なら $\begin{pmatrix} x\\x \end{pmatrix} = \begin{pmatrix} 0\\0 \end{pmatrix}$

-(61)-

電気試験所導報 即17日 第4号

$$\therefore \begin{pmatrix} 1\\1 \end{pmatrix} = \begin{pmatrix} 0\\0 \end{pmatrix} = \begin{pmatrix} x\\x \end{pmatrix}$$
$$\begin{pmatrix} x\\y \end{pmatrix} \begin{pmatrix} 1\\1 \end{pmatrix} = \begin{pmatrix} x\\y \end{pmatrix} \begin{pmatrix} 0\\0 \end{pmatrix} = \begin{pmatrix} x\\y \end{pmatrix} \begin{pmatrix} z\\z \end{pmatrix} = \begin{pmatrix} x\\y \end{pmatrix} \quad (3\cdot 2)$$

【証明】

302

(3·1) 式より $\begin{pmatrix} 1\\1 \end{pmatrix} = \begin{pmatrix} 0\\0 \end{pmatrix} = \begin{pmatrix} z\\z \end{pmatrix} = \begin{pmatrix} y\\y \end{pmatrix}$ $\therefore \begin{pmatrix} x\\y \end{pmatrix} \begin{pmatrix} 1\\1 \end{pmatrix} = \begin{pmatrix} x\\y \end{pmatrix} \begin{pmatrix} 0\\0 \end{pmatrix} = \begin{pmatrix} x\\y \end{pmatrix} \begin{pmatrix} z\\z \end{pmatrix} = \begin{pmatrix} x\\y \end{pmatrix} \begin{pmatrix} y\\y \end{pmatrix} = \begin{pmatrix} z\\y \end{pmatrix}$ $\begin{pmatrix} x\\y \end{pmatrix} \begin{pmatrix} x\\y \end{pmatrix} = \begin{pmatrix} z\\z \end{pmatrix} = \begin{pmatrix} 1\\1 \end{pmatrix} = \begin{pmatrix} 0\\0 \end{pmatrix}$ 但しまは任意 (3·3) [証明] $\begin{pmatrix} x\\y \end{pmatrix} \begin{pmatrix} x\\y \end{pmatrix} = \begin{pmatrix} x\\y \end{pmatrix} \begin{pmatrix} y\\y \end{pmatrix} = \begin{pmatrix} x\\y \end{pmatrix} \begin{pmatrix} y\\z \end{pmatrix} = \begin{pmatrix} z\\z \end{pmatrix}$ ([短理 3·1] による)

 $= \begin{pmatrix} 1 \\ 1 \end{pmatrix} = \begin{pmatrix} 0 \\ 0 \end{pmatrix} = \begin{pmatrix} z \\ z \end{pmatrix} \qquad ((3 \cdot 1) : 式による)$

【定理 3·2] $\binom{x}{y}\binom{z}{u} = \binom{z}{u}\binom{x}{y}$

【証明】

[規約3.3], [定理3.1] より結局

 $\binom{1}{1}\binom{1}{1} = \binom{1}{1}\binom{1}{1}$ BUS

 $\binom{1}{0}\binom{1}{1} = \binom{1}{1}\binom{1}{0}$

を証明せばよいことがわかるが、これらは明らかに成 立する。

[定理 3·3]
$$\left\{ \begin{pmatrix} x \\ x' \end{pmatrix} \cdot \begin{pmatrix} y \\ y' \end{pmatrix} \right\} \cdot \begin{pmatrix} z \\ z' \end{pmatrix} = \begin{pmatrix} x \\ x' \end{pmatrix} \cdot \left\{ \begin{pmatrix} y \\ y' \end{pmatrix} \cdot \begin{pmatrix} z \\ z' \end{pmatrix} \right\}$$

[証明]

[規約 3-3]. [定理 3-1], (3-1) 式等より $\begin{pmatrix} x \\ z' \end{pmatrix}$, $\begin{pmatrix} y \\ y' \end{pmatrix}$, $\begin{pmatrix} x \\ z' \end{pmatrix}$, は結局, $\begin{pmatrix} 1 \\ 1 \end{pmatrix}$, $\begin{pmatrix} 1 \\ 0 \end{pmatrix}$ のいずれかに等しいことが わかる。故に、例えば

他の $\binom{x}{x'}$, $\binom{y}{y'}$, $\binom{x}{s'}$ の組合せに対しても、同様に容易に証明出来る。

$$\binom{z}{y} = \binom{z}{z}\binom{z}{y}$$

(3.4)

【証明】

[定理 3・1] より明らかである。

【注意 3-1】

(3.4) 式は $\binom{a}{y}$ なる蟹換は、それぞれ * を底とする x, y に対応する懼換の積に等しいことを表わしている。

【注意 3.2】

y を眠とする置換より * を眠とする置換に変換する $には <math>\binom{x}{x} = \binom{y}{x} \binom{y}{x} tab, y を眠とする置換に <math>\binom{y}{x}$ を要ずればよい。

【規約 3.4】

 $z_1, z_2, ..., z_n$ なる<u>n</u>個の命題変項よりなる特殊加秩 標準形の任意の二項を $(y_1, y_2, ..., y_n), (z_1, z_2, ..., z_n) と$ $するとき<math>(y_1, y_2, ..., y_n)$ なる項に $\begin{pmatrix} z_1, z_2, ..., z_n \\ y_1, y_2, ..., y_n \end{pmatrix}$ なる懼 換を対応させ、この置換を $''(z_1, z_2, ..., z_n)$ を底とする $(y_1, y_2, ..., y_n)$ に対応する置換''と呼ぶことにする。

```
【規約 3・5】 \begin{pmatrix} x_1, x_2, \cdots, x_n \\ x_1', x_2', \cdots, x_n' \end{pmatrix} = \begin{pmatrix} y_1, y_2, \cdots, y_n \\ y_1', y_2', \cdots, y_n' \end{pmatrix}
なることは、任意の i \ (1 \le i \le n) について
\begin{pmatrix} x_i \\ x_i' \end{pmatrix} = \begin{pmatrix} y_i \\ y_i' \end{pmatrix}
```

```
が成立することを意味するものとする。
```

```
【注意 3.3】
```

[規約3・5]により、明らかに、上述した諸定理 諸式 はすべて、n個の命題変項を有する場合に拡張される。

さて、上記の如く、特殊加法標準形の各項に対応す る置換を定義すると、底を固定すれば、それらの置換 と特殊加法標準形の各項とは明らかに1対1の対応関 係が成立する。いま、

とせば、

【定理 3・4】 集合 & は上述の諸規約の下で Abel 群を なす。しかして,その各原素* の位数は 2 である。故 に & の位数は 2ⁿ 個である。

【征明】

上述の諸規約, 諸定理, 諸式及び [注意 3・3] により

```
* 本論文においては鮮の倶索を原像と呼ぶことにする。
```

```
-( 62 )-
```

簡理数学の Information Theory への応用 303 (1) ③の各要素は結合可能で ③の任意の二要素の結 るとき, 合結果が一義的に定り、且つそれが 🛽 中の要素にな $\begin{pmatrix} \alpha_j \\ \alpha_z \end{pmatrix} \begin{pmatrix} x_j \\ \alpha_y \end{pmatrix} = \begin{pmatrix} \alpha_z \\ \alpha_y \end{pmatrix} = \begin{pmatrix} \alpha_i \\ \alpha_z \end{pmatrix} \begin{pmatrix} \alpha_i \\ \alpha_y \end{pmatrix}$ (3.5) っていることは、 ③ が特殊加法標準形の各項と1対 しかして 1の対応をする置換の集合なることより明らかであ $\begin{pmatrix} \alpha_j \\ \alpha_x \end{pmatrix}, \begin{pmatrix} \alpha_j \\ \alpha_y \end{pmatrix} \in \mathfrak{H}_j t \mathfrak{L} \mathfrak{H}, \ \alpha_x, \ \alpha_y \in H$ (2) 結合法則が成立することも明らかである。 (3) 単位原素が存在する。即ち $\therefore \begin{pmatrix} \alpha_i \\ \alpha_r \end{pmatrix} \cdot \begin{pmatrix} \alpha_i \\ \alpha_n \end{pmatrix} \in \mathfrak{H}_i$ $\begin{pmatrix} y_1, y_2, \cdots, y_n \\ y_1, y_2, \cdots, y_n \end{pmatrix} = \begin{pmatrix} 1, 1, \cdots, 1 \\ 1, 1, \cdots, 1 \end{pmatrix}$ また、 &; は題意により群をなすから、 (4) 逆原素が存在する。即ち $\begin{pmatrix} \alpha_i \\ \alpha_z \end{pmatrix} \cdot \begin{pmatrix} \alpha_i \\ \alpha_z \end{pmatrix} = \begin{pmatrix} \alpha_i \\ \alpha_z \end{pmatrix} \in \mathfrak{H} \quad (3.6)$ $\begin{pmatrix} y_1, y_2, \cdots, y_n \\ z_1, z_2, \cdots, z_n \end{pmatrix} \begin{pmatrix} y_1, y_2, \cdots, y_n \\ x_1, z_2, \cdots, z_n \end{pmatrix} = \begin{pmatrix} y_1, y_2, \cdots, y_n \\ y_1, y_2, \cdots, y_n \end{pmatrix}$ なる α_{*} が存在する。しかして、 $\begin{pmatrix} \alpha_{i} \\ \alpha_{*} \end{pmatrix} \in \mathfrak{H}_{i}$ なる故 $= \begin{pmatrix} 1, 1, \dots, 1 \\ 1, 1, \dots, 1 \end{pmatrix}$ $\begin{pmatrix} \alpha_i \\ \alpha_z \end{pmatrix} \cdot \begin{pmatrix} \alpha_i \\ \alpha_i \end{pmatrix} = \begin{pmatrix} \alpha_i \\ \alpha_u \end{pmatrix} \in \mathfrak{H}_i \quad \text{and} \quad \alpha_u \in H$ 故に、 🛚 に属する任意の原素は、それ自身が逆原素 なる α が存在する。 となる。換言すれば、 (3)の任意の原素の位数は2で $\therefore \quad \begin{pmatrix} x_i \\ x_i \end{pmatrix} = \begin{pmatrix} x_i \\ x_i \end{pmatrix} \begin{pmatrix} x_i \\ x_i \end{pmatrix} = \begin{pmatrix} \alpha_j \\ x_i \end{pmatrix} \in \mathfrak{H}_j$ (3.7) (5) 交換法則が成立する。 故に、(3.5)、(3.6)、(3.7)の諸式より 以上のことから ()は Abel 群をなし(4) で述べた $\binom{x_j}{x_j}\binom{x_j}{x_w} = \binom{\alpha_j}{\alpha_w} \in \mathfrak{Y}_j$ (3.8) ことより (の位数は 2" 個である。これは (のが エルス) …, zn なる n 個の命題変項よりなる特殊加法標準形の 故に、 あ」は ひの分群をなす。 各項と1対1の対応をすることからも明らかなことで また、 \mathfrak{d}_i に属する任意の原素 $\begin{pmatrix} \alpha_i \\ \beta \end{pmatrix}$ をとれば、 $\beta \in$ HILLT, []+6 5雪付] $\begin{pmatrix} \alpha_i \\ \beta \end{pmatrix} = \begin{pmatrix} \alpha_j \\ \alpha_i \end{pmatrix} \begin{pmatrix} \alpha_j \\ \beta \end{pmatrix}$ (3.9) 以後,上述の群 ()を特殊加法標準形群と呼ぶことに しかして、(な)、(な)をありにしてありは群をなす 次に、特殊加法標準形群 🛽 の分群に関する若干の定 故, (3.9) 式より 理を述べる。 (a) € \$1 【定理 3.5】 z1, z2, …, zn なる n 個の命題変項よりな 逆に、り」に属する任意の原素は り、に属することも、 る特殊加法標準形の項よりなる集合 H 同様に証明出来る故。 $H=\{\alpha_1,\alpha_2,\dots,\alpha_m\}$ $\hat{v}_i = \hat{v}_i$ があるとき、Hに属する任意の要素 α, α, について、 【注意 3.4】 $\mathfrak{P}_{i} = \left\{ \begin{pmatrix} \alpha_{i} \\ \alpha_{i} \end{pmatrix}, \begin{pmatrix} \alpha_{i} \\ \alpha_{i} \end{pmatrix}, \dots, \begin{pmatrix} \alpha_{i} \\ \alpha_{i} \end{pmatrix} \right\}$ [定理 3.5] により H に属する任意のある要素を底 として ⑤を作るとき、それが群をなせば、底のとり方 が心の分離をなせば には無関係 (底が Hに属する限り) に群をなし、それ $\mathfrak{H}_{j} = \left\{ \begin{pmatrix} \alpha_{j} \\ \alpha_{1} \end{pmatrix} \begin{pmatrix} \alpha_{j} \\ \alpha_{2} \end{pmatrix}, \dots, \begin{pmatrix} \alpha_{j} \\ \alpha_{m} \end{pmatrix} \right\}$ らはすべて相等しいことになる。 も四の分離をなし めょ=めょ 【定理 3.6】 z1, z1, …, zn なる n 個の命題変項よりな 但し $\begin{pmatrix} \alpha_k \\ \alpha_l \end{pmatrix}$ は α_k を底とする α_l に対応する置換を る特殊加法標準形の項の集合 H 表わすものとする。 $H=\{\alpha_1, \alpha_2, \dots, \alpha_m\}$ において. ●:C◎ なることは明らかである*。 $\mathfrak{D}_{i} = \left\{ \begin{pmatrix} \alpha_{i} \\ \alpha_{i} \end{pmatrix}, \begin{pmatrix} \alpha_{i} \\ \alpha_{2} \end{pmatrix}, \dots, \begin{pmatrix} \alpha_{i} \\ \alpha_{n} \end{pmatrix} \right\}$ さて、 $ŷ_j$ に属する任意の要素を $\begin{pmatrix} \alpha_j \\ \alpha_z \end{pmatrix}$ 、 $\begin{pmatrix} \alpha_j \\ x_y \end{pmatrix}$ とす AL aREH * 記号 C は本油文においては部分集合を思わすものとする。 とおいたとき, -(63)-

30

ある。

ある

する。

[証明]
電気試験所義·報 即178 即4号

あ₁=あ₂=……=あm (=あとす) ならば、あは & の分群をなす。

【証明】

304

 $\begin{pmatrix} \alpha_i \\ \alpha_y \end{pmatrix} \begin{pmatrix} \alpha_i \\ \alpha_y \end{pmatrix} = \begin{pmatrix} \alpha_r \\ \alpha_y \end{pmatrix} \qquad \alpha_z, \alpha_y \in H$

なる故.

しかして、 ジェ=ジェなる故

 $\binom{\alpha_r}{\alpha_u} \in \mathfrak{H}_i$

 $\begin{pmatrix} \alpha_r \\ \alpha_u \end{pmatrix} \in \mathfrak{H}_r$

しかして、 \$(C) なることは明らかなる故、 \$(は)) の分離をなす。故に \$(は))の分離をなす。

§3・2 特殊加法標準形群と論理式との関係

特殊加法標準形静の各原素間には次の論理式によっ て表わされる注目すべき関係がある。

【定理 3・7】 $\binom{x_1}{x_2} = \binom{y_1}{y_2}$ なるための必要 Цつ充分条件は

 $(x_1 \neq x_2) \neq (y_1 \neq y_2)$

y2₹{y1₹(x2₹x1)}

が成立することである。

【証明】

即ち

z1, z2, y1, y2の種々の値の組により検討するに

 $\begin{array}{c|c} x_1=1\\ x_2=1\\ y_1=1\\ y_1=1\\ y_2=1\\ y_2=1\\ y_2=1\\ \end{array}, \begin{array}{c|c} x_1=1\\ x_2=0\\ y_1=0\\ y_1=0\\ y_2=1\\ y_2=1\\ \end{array}, \begin{array}{c|c} x_1=1\\ x_2=0\\ x_3=1\\ y_1=1\\ y_1=1\\ y_1=0\\ y_2=1\\ \end{array}, \begin{array}{c|c} x_1=0\\ x_2=0\\ x_2=1\\ y_1=0\\ y_2=1\\ y_2=0\\ \end{array}, \begin{array}{c|c} x_1=0\\ x_2=0\\ x_2=0\\ y_1=0\\ y_2=1\\ y_2=0\\ \end{array}$

なるときに限り $\binom{x_1}{x_2} = \binom{y_1}{y_2}$, $(x_1 \neq x_3) \neq (y_2 \neq y_3)$ が共 に成立し、x, y の他の如何なる組合せについても闲式 は共に成立せず。よって、 $\binom{x_1}{x_2} = \binom{y_1}{y_2}$ なるための必要 且つ充分条件は $(x_1 \neq x_2) \neq (y_1 \neq y_2)$ が成立することで ある。

【定理 3・8】 $\begin{pmatrix} z_1 \\ z_2 \end{pmatrix} = \begin{pmatrix} y_1 \\ y_2 \end{pmatrix}$ なるための必要且つ売分条件は

$$x_1 = x_1 \begin{pmatrix} y_1 \\ y_2 \end{pmatrix}$$

が成立することである。

但し、 $x_1\begin{pmatrix}y_1\\y_2\end{pmatrix}$ は $x_1 \leftarrow \begin{pmatrix}y_1\\y_2\end{pmatrix}$ なる櫂換を施すことを 意味するものとする。

【証明】 \

【定理 3.7】の証明と同様にして、 x1, x2, y1, y2 の値の すべての組合せについて考えれば明らかである。 【定理 3・9] $\begin{pmatrix} y_1 \\ y_2 \end{pmatrix} = \begin{pmatrix} x_1 \\ x_2 \end{pmatrix} \cdot \begin{pmatrix} x_2 \\ x_1 \end{pmatrix} tx \delta tx b の 必要且つ 充$ 分条件は $- (y_2 z y_1) z (x_i z (x_1 z (x_2 z x_1)))$ 即ち $y_2 z (y_1 z (x_1 z (x_2 z (x_1 z (x_2 z x_1))))$

が成立することである。

【証明】

 $\begin{pmatrix} y_1 \\ y_2 \end{pmatrix} = \begin{pmatrix} x_1 \\ x_2 \end{pmatrix} (x_3)$ が成立する故. [定理 3·8] により必要用の充分条件として

 $y_2 = y_1 \begin{pmatrix} x_1 \\ x_2 \end{pmatrix} \begin{pmatrix} x_1 \\ x_1 \end{pmatrix}$ (3·10) か成立する。 いま, $y_1 \begin{pmatrix} x_1 \\ x_2 \end{pmatrix} = z$ (3·11)

とおけば

$$y_2 = z \begin{pmatrix} x_3 \\ x_4 \end{pmatrix} \tag{3.12}$$

なる故、[(達蹋 3·7], (定理 3·8] によりそれぞれ必要日. つ充分条件として

> $z \neq (y_1 \neq (x_2 \neq x_1))$ (3.13) $y_2 \neq (z \neq (x_2 \neq x_3))$ (3.14)

が成立する。故に (3・13) 式を (3・14) 式に代入せば、

 $y_2 \not\in \{(y_1 \not\in (x_2 \not\in s_1)) \not\in (x_1 \not\in x_2)\}$ $\not\in (y_1 \not\in (x_1 \not\in (x_2 \not\in (x_2 \not\in s_1)))) \quad (3.15)$

よって、証明せられたり。

さて、[定理 3・9] を一般化すれば、数学的帰納法によ り明らかに次の定理が成立する。

【定理 3・10】
$$\begin{pmatrix} y_1 \\ y_2 \end{pmatrix} = \begin{pmatrix} x_1 \\ x_2 \end{pmatrix} \begin{pmatrix} x_3 \\ x_4 \end{pmatrix}, \dots, \begin{pmatrix} x_{2n-1} \\ x_{2n} \end{pmatrix}$$

たるための必要日の赤分冬件は

 $y_2 \neq (y_1 \neq (x_{1n} \neq (x_{2n-1} \neq (\dots \neq (x_2 \neq (x_2 \neq x_1)) \dots)$

さて、[規約3・5]によりn 個の命題変項よりなる特 殊加法標準形の関係に上述の諸定理を拡張すれば、次 の [定現3・11], [定理3・12] が明らかに成立する。

【定理 3・11】 x_1, x_2, \dots, x_n なる n 個の命題変項よりな る特殊加法標準形の任意の項を α, β, r, δ とするとき, $\binom{\alpha}{\beta} = \binom{r}{\delta}$ なるための必要用の充分条件は $\alpha = \beta \binom{r}{\delta}$ が成立することである。

但し $\begin{pmatrix} \alpha \\ \beta \end{pmatrix}$ は α を成とする β に対応する罹狭を意味 するものとする。また、 $f\begin{pmatrix} r \\ \delta \end{pmatrix}$ は β に $\begin{pmatrix} r \\ \delta \end{pmatrix}$ なる置換を 指すことを意味するものとする。

【定理 3・12】 エ₁、エ₂, …, エ_n なる n 個の命題変項よりな る特殊加法標準彩の任意の項を

-(64)-

論理数学の Information Theory への応用 305 (x11, Z12,, Z1n), (Z11', Z12',, Zin') $2^{m} \ge t = 2^{t_0} + 2^{t_1} + 2^{t_2} + \dots + 2^{t_p}$ (3.18) $(y_1, y_2, \dots, y_n), (y_1', y_2', \dots, y_n')$ のいずれかの形に分解出来る。但し各 1; は整数 但し、iは1≤i≤mなる整数にしてmは任意とす。 とするとき. (1) 1が (3.17) 式の如き形に分解出来るときは、 $\begin{pmatrix} y_1, y_2, \dots, y_n, \\ y_1', y_2', \dots, y_n' \end{pmatrix}$ $t_0' = 2^{t_1} + 2^{t_2} + \dots + 2^{t_{p+1}}$ 2'+++++2'P+1 $= \begin{pmatrix} x_{11}, & x_{12}, & \cdots , & x_{1n} \\ x_{11}, & x_{12}, & \cdots , & x_{1n} \end{pmatrix} \begin{pmatrix} x_{21}, & x_{21}, & \cdots , & x_{1n} \\ x_{21}, & x_{22}, & \cdots , & x_{2n} \end{pmatrix} \cdots$ t' (3.19) 2'P+1 t'(p-1)= $\cdots \begin{pmatrix} x_{m1}, x_{m2}, \dots, x_{mn} \\ x_{m1}', x_{m2}', \dots, x_{mn}' \end{pmatrix}$ とおけば、仮定 (3.16) 式により なるための必要且つ充分条件は $\alpha_{1i} \neq (\alpha_{(2'_{0}+1)i} \neq (\alpha_{i_{0'i}} \neq x_{1i}))$ $\bigwedge_{k=1}^{N} \{y_k \neq (y_k' \neq (x_{1k} \neq (x_{1k}' \neq (x_{2k} \neq (x_{2k}' \neq (\cdots$ $\cdots \not c (x_{mk} \not c x_{mk}')) \cdots)$ $\alpha_{l_0'i} \stackrel{\neq}{\neq} (x_{(2^{l_1}+1)i} \stackrel{\Rightarrow}{\neq} (\alpha_{l_1'i} \stackrel{\Rightarrow}{\neq} \alpha_{1i}))$ $\alpha_{l_{1'_{i}}} \stackrel{\rightarrow}{\rightarrow} (\alpha_{(2'_{2}+1)_{i}} \stackrel{\rightarrow}{\rightarrow} (\alpha_{l_{1'_{i}}} \stackrel{\rightarrow}{\rightarrow} x_{1_{i}}))$ (3.20) 但し、A は k=1,2,...,n について論理徴するこ とを意味するものとする。 arie-1) = = (a (21p+1) = = (a1 = = (a1)) が成立することである。 となる。従って (3・20) の諸式をそれぞれ代入してまと さて、以上の諸定理より次の定理が成立する。 whit. pが個数なるときは、 【定理 3·13】 エルエル い. エ なる n 個の命題変項よりな る特殊加法標準形の項の集合 Ⅱ $\alpha_{1i} \neq (\alpha_{(2'_{0}+1)i} \neq (\alpha_{(2'_{1}+1)i} \neq (\cdots$ $H = \{\alpha_1, \alpha_2, \dots, \alpha_n\}$ $\cdots \not \leftarrow (\alpha_{(2^{l(p-1)}+1)i} \not \leftarrow \alpha_{(2^{l(p+1)i})})) \cdots \cdots)$ とするとき、今任意の i (1≤i≤n なる整数) について、 (3.21)しかして、上式右辺の項数は (p+1) 個、即ち奇紋個 $\alpha_{(2^{r}+s)i} \stackrel{\rightarrow}{\leftarrow} (\alpha_{(2^{r}+1)i} \stackrel{\rightarrow}{\leftarrow} (\alpha_{si} \stackrel{\rightarrow}{\leftarrow} x_{1i})) \qquad (3.16)$ である。 但し 1≤8≤2" Pが奇抜なるときは, が成立すれば、身はこの分辨をなす。逆に身が回の 分群であれば、Hの要素を適当に配列することにより、 a11 € (a(210+1)1 € (a(211+1)1 € (... 上記の条件(3.16)を満すようにすることが出来る。 $\cdots \neq (\alpha_{(2^{t_{p+1})i}} \neq \alpha_{(1i)}) \cdots)$ (3.22) 2215. (1) らは α」を底とし、 Hの各要素に対応する置換 しかして、上式右辺の項数は (p+2) 個、即ち奇数個 の集合 である。 (2) (3は [定理 3.4] 診照 (3) $\alpha_j = (\alpha_{j_1}, \alpha_{j_2}, ..., \alpha_{j_n}) \ge f \mathcal{Z}_0$ (ii) 1 が (3·18) 式の如き形に分解出来るときは、 【証明】 2">>t (1) 6が0の分離をなすことを証明する。 =2'+2'+2'+2'+++++2'(p-1)+2'p Ηに属する任意の二要素をαι,αuとせば、仮定に =2^l+2^l+2^l+2^l+....+2^l(p-1)+2^(lp-1)+2^(lp-2) よりしは ++22+21+21 $2^{m} > t = 2^{t_{0}} + 2^{t_{1}} + 2^{t_{1}} + \dots + 2^{t_{p}} + 1$ (3.17) (3.23) または、 となる故. -(65)--

| 高速数字 9 morma | 307 307 | | |
|---|--|--|--|
| $2^m > u = 2^{u_0} + 2^{u_1} + 2^{u_1} + \dots + 2^{u_q} + 1$ | とおけば, (3・32) 式乃至 (3・35) 式で表わされる α _{x1} 項数は奇数個となる。 | | |
| $2^{m} \ge u = 2^{u_0} + 2^{u_1} + 2^{u_2} + \dots + 2^{u_q}$ | しかして, (i),(ii) で述べたことより (3・32), (3・3 | | |
| 273. | 両式の場合には、両式は、 | | |
| $CmCC, \alpha_{(2^{\omega_0}+1)i}, \alpha_{(2^{\omega_1}+1)i}, \dots, \# (2^{\omega_1}-1)i)$ | $x = 2^{\omega_1} + 2^{\omega_1} + \dots + 2^{\omega_k} + 1 \qquad (3.36)$ | | |
| α ₁₁ , α _{ui} はそれぞれ (3·21), (3·22), (3·26), (3·27) のいずれかの形に展開される故, (α ₁₁ ζα _{ui}) 即ち, | とおいたときの α _{ri} の展閉式と一致し, (3·34), (3·3 両式の場合には, 両式は, | | |
| ² (2 ²⁰ +1)i ¹ (2 ²⁰ 1+1)i ¹ , 等はそれぞれの展開式中に | $x = 2^{\omega_0} + 2^{\omega_1} + \dots + 2^{\omega_k} \tag{3.37}$ | | |
| 含まれる共通項を除いたものよりなっている。 | とおいたときの αri の展開式と一致することが解る | | |
| しかして、[3・21], (3・22), (3・26), (3・27) の諸式の右 刀はオペイム動閥の項数とりたるカーバーのオンロ | しかして, (3·32) 式乃至 (3·35) 式の構造及び ω, ω | | |
| の項数をそれぞれ (2a+1) 個。(2b+1) 個とおくことが | …, wk の定義より | | |
| 出来る。今 α_{li}, α_{ui} の右辺の共通項の項数を e 個と f れば、(α_{li} 之 α_{ui})の右辺の項数は | z≦2 ^m (3·38 なること明らかなり。 | | |
| $\{(2a+1)-c\} + \{(2b+1)-c\} = 2(a+b-c+1)$ | $\therefore \ \alpha_r \in H$ (3.39 | | |
| となり偶数個となる。故に、(3·28) 乃至 (3·31) の諸式 D右辺はすべて偶数個よりたる。 | また, (3·32) 式乃至 (3·35) 式による α _{ri} の定義) より、 | | |
| 故に, | $(\alpha_{1i} \neq \lambda_{ui}) \neq (\alpha_{7i} \neq \lambda_{1i}) \qquad (3.40)$ | | |
| $(\alpha_1; \vec{z}\alpha_{u1})$ が (3·28) 式で表わされるときは、 $\alpha_2; \vec{z}(\alpha_{u2}, \vec{z})$ (1) (3·28) 式で表わされるときは、 | しかして、(3・40) 云ま i ≦i ≦n なる任意の i につ) て成立する故、[定墨 3・12] により | | |
| $\cdots \stackrel{(2^{e_{i}}+1)}{\leftarrow} $ | $\begin{pmatrix} \alpha_i \\ \alpha_u \end{pmatrix} = \begin{pmatrix} \alpha_1 \\ \alpha_x \end{pmatrix} \tag{3.41}$ | | |
| (3-32) | $\therefore \begin{pmatrix} \alpha_1 \\ \alpha_2 \end{pmatrix} \begin{pmatrix} \alpha_1 \\ \alpha_3 \end{pmatrix} = \begin{pmatrix} \alpha_1 \\ \alpha_4 \end{pmatrix} $ (3.42) | | |
| とおき、 | しかして、 α_i 、 α_u は H に属する任意の要素にして | | |
| and an time the | また, (3-39) 式により α, Є Η なる故. | | |
| $\cdots \xrightarrow{(2^{n}+1)} (\alpha \qquad \xrightarrow{\rightarrow} \qquad ()$ | $\begin{pmatrix} \alpha_1 \\ \alpha_t \end{pmatrix}, \begin{pmatrix} \alpha_1 \\ \alpha_u \end{pmatrix}, \begin{pmatrix} \alpha_i \\ \alpha_z \end{pmatrix} \in \mathfrak{H}$ | | |
| $(2^{e_{(k-1)}}+1)_{i} (2^{e_{k+1}})_{i}^{i}$ (3.33) | $ \begin{pmatrix} \alpha_1 \\ \alpha_t \end{pmatrix} \begin{pmatrix} \alpha_1 \\ \alpha_u \end{pmatrix} = \begin{pmatrix} \alpha_1 \\ \alpha_z \end{pmatrix} \in \mathfrak{H} $ | | |
| :おき, | しかして、 \$C @ なる故、 \$ は @ の分群をなす。 | | |
| (a, i さa, i) が (3·30) 式で表わされるときは, | (Ⅱ) 逆にあがのの分離をたみげ | | |
| $\alpha_{xi} \stackrel{\sim}{\leftarrow} (\alpha_{(2^{\omega_{0}}+1)i} \stackrel{\sim}{\leftarrow} (\alpha_{(2^{\omega_{1}}+1)i} \stackrel{\sim}{\leftarrow} (\cdots$ | のは[定理 3.4] により Abel 静をなをなし、任意の | | |
| $\cdots \not\rightleftharpoons (\alpha_{(2^{\omega_{(k-1)}}+1)i} \not\rightleftharpoons \alpha_{(2^{(\omega_{k-1})}+1)i}$ | 原素の位数は2である。しかして、ながじの分群であ れば仮定によりあの原素の例数は2型例であたにより | | |
| $\overleftarrow{z}_{(\alpha_{k^{-2}})_{\pm 1}i} \overleftarrow{z}_{(\cdots \cdots \overleftarrow{z}_{k^{2}})_{i}i}$ | ◎の任意の原素は、●の適当なる五に相異なる m 個の | | |
| $\overrightarrow{\leftarrow}(\alpha_{(21+1)i}\overrightarrow{\leftarrow}\alpha_{21i}))\cdots\cdots)) \qquad (3\cdot34)$ **** | 原素を選んで底表示により表現することが出来る。お に今,その m 個の原素を | | |
| (a, (之xui)が (3·31) 式で表わされるときは、 | $\begin{pmatrix} \alpha_1 \\ \rho \end{pmatrix}, \begin{pmatrix} \alpha_1 \\ \rho \end{pmatrix}, \begin{pmatrix} \alpha_1 \\ \rho \end{pmatrix}, \dots, \begin{pmatrix} \alpha_1 \\ \rho \end{pmatrix}, \dots, \begin{pmatrix} \alpha_1 \\ \rho \end{pmatrix}$ | | |
| $\alpha_{zi} \not \supseteq \left(\alpha_{(2^{\omega_1}+1)i} \not \rightleftharpoons (\alpha_{(2^{\omega_1}+1)i} \not \hookrightarrow (\cdots $ | で表わせば、 あの任意の原語 (な) 1+ | | |
| $\cdots \not\supseteq (\alpha_{(2^{\omega_{(k-1)}}+1)i} \stackrel{\leftarrow}{\leftrightarrow} (\alpha_{(2^{(\omega_{k-1)}}+1)i})$ | $\begin{pmatrix} \alpha_1 \\ \alpha_2 \end{pmatrix} = \begin{pmatrix} \alpha_1 \\ \rho \end{pmatrix}^{y_1} \begin{pmatrix} \alpha_1 \\ \rho \end{pmatrix}^{y_1} \dots \begin{pmatrix} \alpha_{k-1} \\ \rho \end{pmatrix}^{y_{k-1}}$ | | |
| $\neq (\alpha_{(2^{(\omega_{k-2)}+1)i}} \neq (\dots, \neq (\alpha_{(2^{1}+1)i} \neq (\alpha_{(2^{1}+1)i})))$ | $(\omega_{2}) (\rho_{2}) (\rho_{3}) (\beta_{(k+1)})$ | | |
| | $\cdots \begin{pmatrix} \alpha_1 \\ \beta_1 \\ \cdots \end{pmatrix}^{\nu_{(m-1)}}$ | | |

電気試驗所需報 約17日 第4号

但し、各yは0又は1のいずれかの値をとる。 で表現出来る。

いま、 $y_0, y_1, \dots, y_{(m-1)}$ のうち $y_{k_1} = y_{k_2} = \dots = y_{k_l} = 1$ ($k_1 > k_2 > \dots > k_l$ とする) でそれ以外の y はすべて 0 なるときは (3·44) 式は

$$\begin{pmatrix} \alpha_1 \\ \alpha_x \end{pmatrix} = \begin{pmatrix} \alpha_1 \\ \beta_{(2^{k_1}+1)} \end{pmatrix} \begin{pmatrix} \alpha_1 \\ \beta_{(1^{k_1}+1)} \end{pmatrix} \cdots \begin{pmatrix} \alpha_{1} \\ \beta_{(2^{k_1}+1)} \end{pmatrix}$$
(3.45)

$$= \begin{pmatrix} \alpha_1 \\ \beta_2 \end{pmatrix} \quad \geq i < \qquad (3.45')$$

しかして,

308

 $k_l = 0, k_{(l-1)} = 1, k_{(l-2)} = 2, \dots, k_l = l-1$ なるときは $z = 2^l$ (3.4)

 $z=2^{l}$ (3·46) と定義し、 $k_1, k_2, \dots k_l$ がしからざるときは $z=2^{k_1}+2^{k_2}+\dots+2^{k_l}$ (3·47)

と定義する。 しからば (3・46) 式の場合は

$$\binom{\alpha_1}{\beta_1 l} = \binom{\alpha_1}{\beta_{(\mathbf{q}^{(l-1)}+1)}} \cdot \binom{\alpha_1}{\beta_2 (l-1)}$$
(3.48)

となる故,また (3・47) 式の場合は

$$\begin{pmatrix} \alpha_1 \\ \beta_2 \end{pmatrix} = \begin{pmatrix} \alpha_1 \\ \beta_{(2^{k_1}+1)} \end{pmatrix} \cdot \begin{pmatrix} \alpha_1 \\ \beta_{k'} \end{pmatrix}$$
(3.49)

但し、 k'=2^k1+2^k1+…+2^k1 とする

となるから、(3・48)、(3・49) 両式はいずれも

$$\binom{\varkappa_1}{\beta_{(s^r+s)}} = \binom{\alpha_1}{\beta_{(s^r+1)}} \cdot \binom{\alpha_1}{\beta_s}$$
(3.50)

但し、1≤8≤2"

なる形を有する。故に (3·50) 式は [定理 3·12] により、 _{β(x^{*}+s)}; ご(β_(x^{*}+s)) (ご(β₁, i ⊂ β₁, i))

となる。これは、(3・16) 式である。故に *H を* $H = \{\beta_1, \beta_2, \dots, \beta_{2^m}\}$ 但し、 $\beta_1 = \alpha_1$

の如く配列すれば (3・16) 式が成立する。

【定理 3.14】

```
(2・13), (2・17) 両式で定義した如く,
```

```
G_{ij}^{n} \rightleftharpoons (X_{ij}^{1} \lor X_{ij}^{1} \lor \dots \lor X_{ij}^{n})
```

(但し X_{ij}^k さ(z_{ik} さ~ z_{jk}), 1 $\leq k \leq n$

なるとき,

 $G_{12}^{n}G_{13}^{n}\cdots G_{1m}^{n}$ $G_{23}^{n}\cdots G_{2m}^{n}$

 $\begin{array}{c} \underset{2^{r}+s=1}{\overset{n}{\underset{k=1}{\wedge}}} & \underset{k=1}{\overset{n}{\underset{k=1}{\wedge}}} (z_{(1^{r}+s)k} \overrightarrow{\leftarrow} (z_{(2^{r}+1)k} \overrightarrow{\leftarrow} (z_{sk} \overrightarrow{\leftarrow} z_{1k})) = \mathbb{G}_{m} \\ (\text{IL } (1) & 1 \leq s \leq 2^{r} \end{array}$

(2) $\prod_{s^{r+s-1}}^{m}$ は $2^{r}+s=2, 3, ..., m$ について, $\prod_{k=1}^{n}$ は k=1, 2, ..., n について, 論理積すること を意味するものとする。

とおけば.

m≤2ⁿ ならば 2ⁿ. C_m=0 m>2ⁿ ならば 2ⁿ. C_m=0

【証明】

```
(2.19) 式により
```

 $m \leq 2^{n} t \in \mathcal{U} \mathfrak{M} = 0$ $m > 2^{n} t \in \mathcal{U} \mathfrak{M} = 0$ (3.51)

しかるに、n 個の命題変項よりなる特殊加法標準形の・ 総項数は 2ⁿ 倒であり、60 は [定理 3・4] により Abel 種をなす故、[定理 3・13] により特殊加法標準形の各項 を適当に配列すれば、任意の i (1≤i≤n) について、

"(オリメ)i 社(オ(オリ)i 社(オレマオル))

が成立する。故に、これは の_m之1 が成立することに他ならない。

しかして、行列(2·1)より明らかなる如く、その行。 列を如何様に変えても 95% は不変であるから m≤2ⁿ ならば 95%・6m=0

m>2" ならば 2". Cm=0

§§ 4. 110の評価

なる整数となる。

【定理 4・1】 ^zin, zin, w, zin なるn 個の命題変項より なる特殊加法標準形の項の一つを α_i で表わすことに し, 黨合 *H* を

 $H=\{\alpha_1,\alpha_2,\dots,\alpha_m\}$

```
とする。
```

今、 91m年0 とするとき、 91m を谷 *ij の特殊加法課

-(68)--

論理数学の Information Theory への応用 309 準形に展開したとき、α1·α1·…・αm がその一つの項 故に、(3.9) 式が成立すれば(4.10) 式により であるとする。しかるとき, X'12~X'1 (4.11) $\mathfrak{Y}^m = \left\{ \begin{pmatrix} \alpha_1 \\ \alpha_2 \end{pmatrix}, \begin{pmatrix} \alpha_1 \\ \alpha_2 \end{pmatrix}, \dots, \begin{pmatrix} \alpha_1 \\ \alpha_n \end{pmatrix} \right\}$ なる k が存在する。但し 1≤k≤n しかるに、[定理 2.5] により が群をなさなければ 2(m+1=0 (4-12) 但し Mm は (2・4') 式で定義したものである。 【証明】 なる故、いま、 Ηに属する任意の要素をαιとするとき $G_{ij}^{r_1r_2\cdots r_q} \rightleftharpoons (X_{ij}^{r_1} \vee X_{ij}^{r_1} \vee \cdots \vee X_{ij}^{r_q})$ (4.13) $\mathfrak{F}_{i}^{m} = \left\{ \begin{pmatrix} x_{i} \\ \alpha_{i} \end{pmatrix}, \begin{pmatrix} \alpha_{i} \\ \alpha_{i} \end{pmatrix}, \dots, \begin{pmatrix} \alpha_{i} \\ \alpha_{m} \end{pmatrix} \right\}$ (4.2) とおき. $G_{12}^{r_1r_2\cdots r_q}G_{13}^{r_1r_2\cdots r_q}\cdots G_{1m}^{r_1r_2\cdots r_q}$ とおけげ S.m=5,m (4.3) さて、5 ががもし群をなせば 5 ~ C 切なる故 切の分 $G_{(m-1)m}^{r_1r_1\cdots r_q} \xrightarrow{\Rightarrow} \mathfrak{B}_m^{r_1r_1\cdots r_q}$ **群である。故に [定環 3.5]、[任意 3.4] により** (4.14) $\mathfrak{H}^m = \mathfrak{H}_1^m = \mathfrak{H}_1^m = \cdots = \mathfrak{H}_m^m$ (4.4) とおけば 故に、任意のαi,αj ∈ H (但し i+1, j+1, i+j) を $\mathfrak{A}_m \rightleftharpoons \Lambda \mathfrak{B}_m^{r_1 r_2 \cdots r_q}$ (4.15) とるとき (4・2) 式により 故に、 11m は任意の 251111119 と 25m とを $\begin{pmatrix} x_i \\ \alpha_i \end{pmatrix} \in \mathfrak{H}_i^m$ (4.5) 交換しても不変であり、 別加 は任意の X' と なる故、 5 が群をなせば X「1 とを交換しても不変であるから、結局、(4·11)式 $\binom{\alpha_i}{\alpha_i} = \binom{\alpha_i}{\alpha_k} \in \mathfrak{H}^m$ (4.6) ting in this an it なる (な」)が存在する。 $\bigwedge_{n}^{q} \left\{ (X_{ij}^{r_1} \not\subset \sim X_{1i}^{r_1}) \vee (X_{ij}^{r_1} \not\subset \sim X_{1i}^{r_1}) \vee \cdots \right.$ 故に、 \mathfrak{g}^{m} が群をなさないならば、ある $\alpha_{i}, \alpha_{j} \in H$ $... \vee (X_{ij}^{r_q} \neq \sim X_{1i}^{r_q})$ (4.16) (但し i+1, j+1, i+j) なとったとき (な) があ のの なる論題積因子を有する。 すべての要素に等しくないような、即ち 仮定により、 iキl, jキl, iキj にして、又(4.7)式 $\binom{\alpha_i}{\alpha_i} \neq \binom{\alpha_1}{\alpha_i}, \binom{\alpha_1}{\alpha_2}, \dots, \binom{\alpha_1}{\alpha_{n-1}}$ (4.7) が成立するから の如き (な)が存在する。 XI ZXIMEN (4.17) とせば $\delta \tau$. $\begin{pmatrix} \alpha_i \\ \alpha_i \end{pmatrix} \neq \begin{pmatrix} \alpha_1 \\ \alpha_i \end{pmatrix} t_k b l_k^k$ $\alpha_{m+1} = (r_{(m+1)1}, r_{(m+1)2}, \dots, r_{(m+1)n}) \notin H$ $\begin{pmatrix} x_{i_1}, x_{i_2}, \dots, x_{i_n} \\ x_{j_1}, x_{j_2}, \dots, x_{j_n} \end{pmatrix} \neq \begin{pmatrix} x_{11}, x_{12}, \dots, x_{1_n} \\ x_{j_1}, x_{j_2}, \dots, x_{j_n} \end{pmatrix}$ (4.8) (4.18) しかして、(4.16)、(4.17) 両式により 故に、[空理 3.12] により $\Lambda \left\{ (X_{ij} \not\ge \sim X_{il}) \lor (X_{ij} \not\ge \sim X_{il}) \lor \cdots \right\}$ $\sim \bigwedge_{k=1}^{n} \{ x_{ik} \neq (x_{ik} \neq (x_{ik} \neq x_{1k})) \} \neq 1$ (4.9) $\cdots \vee (X_{ij}^{r_q} \neq \sim X_{ii}^{r_q})$ しかして $\rightleftarrows \bigwedge_{i=1}^{q} \left\{ (X_{1(m+1)}^{r_1} \rightleftarrows \sim X_{1l}^{r_1}) \vee (X_{1(m+1)}^{r_2} \rightleftarrows \sim X_{1l}^{r_2}) \vee \cdots \right.$ $\sim \bigwedge_{k=1}^{n} \{ x_{ik} \neq (x_{jk} \neq (x_{ik} \neq x_{ik})) \}$ $... \vee (X_{1(m+1)}^{r_q} \neq \sim X_{1l}^{r_q})$ $\vec{z} \sim \bigwedge_{k} \{ x_{ik} \vec{z} \sim x_{jk} \} \vec{z} (x_{ik} \vec{z} \sim x_{ik}) \}$ $\neq \bigwedge_{l}^{q} \left\{ X_{l(m+1)}^{r_{1}} \vee X_{l(m+1)}^{r_{2}} \vee \dots \vee X_{l(m+1)}^{r_{q}} \right\}$ (4.19) $\neq \sim \stackrel{n}{\wedge} (X_{ij}^k \not \equiv X_{1j}^k)$ [定理 2.5] により (4.19) 式は Fi(m+1) に他ならな $\neq \overset{"}{V}(X_{ij}^{k}\neq \sim X_{1i}^{k})$ (4.10) い。故に、 -(69)--

AmF1(m+1)年0 (4·20)

しかるに、(4・7) 式により $\begin{pmatrix} lpha_i \\ lpha_j \end{pmatrix}$ は \mathfrak{G}^m のすべての要素と異なる故。

 $\mathfrak{A}_m F_{\mathfrak{l}(m+1)} F_{\mathfrak{l}(m+1)} \cdots F_{\mathfrak{m}(m+1)} = 0$ (4·21) 即ち、

【定理 4・2】 行列(2・1)において m=m, なるとき 5^m は & の分解をなす。従って Abel 群をなす。故に、

 $m_0 = 2^k$

但し k は 1≤k≤n-p+1 なる整数

なる形を有する。

【証明】

𝔐m, において, 𝔎^m が群をなさなければ [定理 4·1] により,

乳m,+1年0 しかるに、(2・6) 式により

m>m, たら 乳加=0

∴ Ame+1=0

これは、(4-23) 式に矛盾する。故に 𝔊[™] は 𝔄 の分 群をなす。故に Abel 群なり。故に原素の個数は 2^kな る形となる。しかして、(2-22) 式により k は 1≤k≤n-p+1

なる整数である。

以上で大体述べたが、次に関聯のある定理を述べる。

【定理 4・3】 H において, $\alpha_1 \ge \alpha_3, \alpha_4, ..., \alpha_m \ge 0$ 最 小距離が $p(p \le n)$ であり、且つ \mathfrak{d}_1^m が群をなせば、 $\alpha_1, \alpha_3,, \alpha_m$ 相互の間の最小距離は p である。但し H, \mathfrak{d} 等は[定理 4・1] で定義したものである。

【証明】

<math>
o_i^m が群をなす故、 $\alpha_i, \alpha_j \in H$ なる任意の α_i, α_j について、

$$\begin{pmatrix} \alpha_i \\ \alpha_j \end{pmatrix} = \begin{pmatrix} \alpha_i \\ \alpha_i \end{pmatrix} \begin{pmatrix} \alpha_i \\ \alpha_j \end{pmatrix} = \begin{pmatrix} \alpha_i \\ \alpha_k \end{pmatrix} \in \mathfrak{H}_1^m$$
 (4.25)

なる (な) が存在する。

$$\therefore \alpha_k \in H$$
 (4.26)

しかして、仮定により、 α_i, α_k の距離は p より小で ない故. (4·25) 式により α_i, α_j の距離も p より小でな い。 α_i, α_j は任意である故に、 $\alpha_i, \alpha_i, \cdots, \alpha_m$ の相互の 間の最小距離は p である。

【例 4·1】 p=2 なるときは、

$\begin{pmatrix} 0, 0, 0, \cdots, 0 \\ 1, 1, 0, \cdots, 0 \end{pmatrix} \cdot \begin{pmatrix} 0, 0, 0, 0, 0, \cdots, 0 \\ 0, 1, 1, 0, \cdots, 0 \end{pmatrix} \cdot \cdots \cdot \begin{pmatrix} 0, 0, 0, \cdots, 0 \\ 0, 0, \cdots, 0, 1, 1 \end{pmatrix}$

なる (n-1) 個による底表示で群のすべての原素が表現 出来。又 n-p+1=n-2+1=n-1 なる故

 $m_0 = 2^{n-1}$

【1.4 5雪秋何】

である。

(4.23)

(4.24)

イ、イル・・・・・アルなる n 個の命題変項よりなる特殊加法 標準形の各項は、n 次元空間の一辺の長さ1なる n 次 元立方体の項点の座標を表わすと考えられるから、そ の頂点間の最小距離が p である如き頂点の個数の最大 を m, は与えるものである。

故ニ、本論文で述べた如き方法は、結晶学の理論に も今後応用出来るであろう。

以上で大体を述べたが、結論にも記した如く、論理 数学は不連続的な問題の解析に適しているので、今後 も通常の数学とかみ合せて種々の方面へ応用したいと 考えるものである。

擱筆するに当り、電気試験所長後藤以紀博士より種 々、御指導を賜ったことをここに裂く感謝する次第で ある。

昭和28年1月18日

-(70)-

4 Work of Yasuo Komamiya in Coding Theory

In 1964, Komamiya visited Digital Computer Laboratory of University of Illinois, Urbana, Ilinois, USA, and worked in coding theory. The result of his stay and work in this lab was a report

Komamiya, Y., *General Theory of Most Efficient Codes*, Report No. 163, June 9, 1964, 126 pages.

We reprinted first four pages of this report (pages 107 to 110).

The work of Yasuo Komamiya in coding theory was favorably referenced in

Meir, O., "Locally correctable and testable codes approaching the singleton bound", *Electronic Colloquium on Computational Complexity*, Report No. 107, 2014, 1-16, ISSN 1433-8092. Reference to

Y. Komamiya, "Application of logical mathematics to information theory", *Proc. 3rd Japan. Nat. Cong. Appl. Math.*, 1953.

by explaining that Komamiya was a forerunner in determining the upper bound on the number of valid codewords in a linear code.

In coding theory, distance of two codewords is defined as the number of bits in which the sequences differ each to other. In a code C the minimum distance of two codewords defines the minimum distance of the code. The expression

$$A_q(n,d) \le q^{n-d+1},$$

determines upper bound for the maximum number of possible valid codewords in a q-ary code of length n and minimum distance d. This bound is usually called the Singleton bound in the honour of Richard Collom Singleton due to his work

Singleton, R.C., "Maximum distance q-nary codes", *IEEE Trans. Inf. Theory*, Vol. 10, No. 2, 1964, 116-118.

In the book Welsh, D., *Codes and Cryptography*, Oxford University Press, 1988, ISBN 0-19-853287-3, Section 4.9 (Conclusion, Problems 4, problem 8), page 72, it is stated that the same bound can be found in the paper by Yasuo Komamiya

Komamiya, Y., "Application of logical mathematics to information theory", *Proc. 3rd Japan. Nat. Cong. Appl. Math.*, 1953, 437.

The same statement about the result of Komamiya can be found also in

MacWilliams, F.J., Sloane, N.J.A., *The Theory of Error Correcting Codes*, Elsevier, 1977, Part 2, Chapter 1, Paragraph 10, *Some general properties of a linear code*, at page 437.

Joshi, D.D., "A note on upper bounds for minimum distance codes", *Infor*mation and Control, Vol. 1, No. 3, 1958, 289295.

Meir, O., "Locally correctable and testable codes approaching the singleton bound", Department of Computer Science and Applied Mathematics, Weizmann Institute of Science, Rehovot 76100, Israel, 2014, 1-16.

In Imai, H., Hagiwara, M., "The origin of the coding theory in Japan", *Fundamentals Review*, Vol. 2, No. 4, 9-15, it is given a reference to the work of Yasuo Komamiya

Komamiya, Y., "General theory of most efficient codes", Report No. 163, NBS 6420479 (Box 277, folder 6), June 1964.

DIGITAL COMPUTER LABORATORY

UNIVERSITY OF ILLINOIS

URBANA, ILLINOIS

REPORT NO. 163

GENERAL THEORY OF MOST EFFICIENT CODES

by

Yasuo Komamiya

June 9, 1964

ACKNOWLEDGMENT

77 and 1.78 #

The author wishes to thank Professor David E. Muller for a number of helpful discussions in connection with this report, and Mrs. Phyllis Olson for her skillful typing of this paper.

TABLE OF CONTENTS

| | | Page |
|-----|---|------|
| 1. | INTRODUCTION | 1 |
| 2. | A THEOREM WHICH PLAYS AN IMPORTANT ROLE IN THE CODING PROBLEM | 3 |
| 3. | GENERAL THEORY OF MOST EFFICIENT CODES | 13 |
| 4. | CALCULATION AND SOME PROPERTIES OF EACH λ_{i} | 28 |
| 5. | SOME PROPERTIES OF ζ | 37 |
| 6. | SOME PROPERTIES OF Z (CF. DEFINITION 3.6) | 51 |
| 7. | SOLUTION OF EQ. (3.25) $"VA'V^{T} = 0"$ UNDER CONDITION 6.1 AND CONDITION 6.2 | 70 |
| 8. | GENERAL SOLUTION OF $V\Lambda' V^T = 0$ | 91 |
| 9. | GENERAL SOLUTION OF VA'V $^{\rm T}$ = 0 in Application of Boolean Algebra . | 101 |
| 10. | CONCLUSION | 106 |

1. INTRODUCTION

In this paper, the number of most efficient binary codes and the construction methods are discussed in general, where the most efficient binary codes mean codes with a minimum Hamming distance of p.

The most efficient binary codes are defined mathematically as follows:

$$M(n,p) = \begin{pmatrix} x_{11}, x_{12}, x_{13}, \dots, x_{1n} \\ x_{21}, x_{22}, x_{23}, \dots, x_{2n} \\ x_{31}, x_{32}, x_{33}, \dots, x_{3n} \\ \vdots \\ x_{m1}, x_{m2}, x_{m3}, \dots, x_{mn} \end{pmatrix}$$
(1.1)

Consider the matrix M(n,p), where $(x_{i1}, x_{i2}, \dots, x_{in})$ for $1 \le i \le m$ is an n digit binary code. Accordingly, x_{ij} is 1 or 0 and m is the number of most efficient binary codes. Here

$$|x_{i1} - x_{j1}| + |x_{i2} - x_{j2}| + \dots + |x_{in} - x_{jn}| \ge p$$
 for any $i \ne j; 1 \le i, j \le m$

where p is the minimum Hamming distance.

The purpose of this paper is to obtain maximum m and the value of each x_{ij}.

In Section 2, a theorem which plays an important role in the coding problem is discussed.

In Section 3, the matrix H(n,p) (by which the coding problem can be discussed in general) is introduced, and general theory discussed. As a result, the coding problem is reduced to the problem of determining the independence of some vectors.

In Section 4, the characteristic values of H(n,p) are discussed.

5 Patents by Yasuo Komamiya

In the patent No. 3,444,392, submitted on July 21, 1965, patented on May 13, 1969, under the title *Burst Input Reactance Coupled Asynchronous Logic Circuit*, by Yasuo Komamiya and Takeji Sugiyama, the ternary logic is used by allowing that switching variables can take values $0, \frac{1}{2}, 1$. The logical sum, logical product and related expressions are defined.

Another patent where Prof. Komamiya was involved as the principal author is the patent No. 3,508,078, *Fail-Safe Type Logic Circuit System*, by Yasuo Komamiya, Seiji Tsuchiya, Noriaki Takeuchi, Kenji Okamoto, submitted on September 1, 1966, and patented on April 21, 1970, is related to fault-tolerant (fault-safe in the original expression) logic circuit systems.













United States Patent Office Patented May 13, 1969

3.444.392

1

3,444,392 BURST INPUT REACTANCE COUPLED ASYNCHRONOUS LOGIC CIRCUIT

Yasuo Komamiya, Yokohama, and Takeji Sugiyama, Tokyo, Japan, assignors to Agency of Industrial Science and Technology, Tokyo, Japan, a govern mental agency of Japan

Continuation-in-part of application Ser. No. 116,815, June 13, 1961. This application July 21, 1965, Ser. No. 482,015

Claims priority, application Japan, June 18, 1960, 35/28,232 35/28,232 Int. Cl. H03k 19/08, 19/10, 3/26 U.S. Cl. 307—206

8 Claims

ABSTRACT OF THE DISCLOSURE

An asynchronous electronic logic circuit comprising a two terminal element having an N-type current-voltage characteristic, a resistor, an inductance, and a D.C. source connected in series such that the circuit has a monostable operating point. A reactance input means is operatively connected to the circuit. The two terminal element operates on a stable point of the N-type characteristic curve and means are provided for supplying an input signal in the form of a burst of electrical oscillations representing one binary condition and the absence thereof representing the other binary condition, the input signal causing the operating point of the two terminal element to be shifted along its N-type characteristic curve so that the 30 circuit oscillates and transmits an output signal, whereas when no input signal is received, the two terminal element returns to its stable point no oscillation being generated and the circuit transmitting no output signal.

This application is a continuation-in-part of a formerly filed patent application, Ser. No. 116,815, filed June 13, 1961 now abandoned, for an Electronic Logic Circuit.

The present invention relates to an electronic logic 40 circuit used in an extra-high speed electronic computer formed by the use of two terminal elements having an N-type volt-ampere characteristic.

Heretofore, in the electronic computer, a logic computation has been usually effected in such a manner 45 that 0, v(0,I) of voltage (current) corresponds to the binary codes 0, 1 or wave $-\nu$, $\nu(-I,I)$ and the like different for 180° in phase corresponds thereto, and the circuit of the electronic computer is roughly divided into a synchronous type and an asynchronous type. However, 50 the synchronous type has a defect since its operating speed is slower than that of the asynchronous type. Owing to the asynchronous type using a direct current like signal, in the usual case except a relay computer, it has the defect that it has few fan-outs. 55

Further, prior art devices have not been capable of operating at ultrahigh-speed because other than "Esaki" diodes have been used reducing the frequency response of the circuit. The asynchronous systems previously utilized were also required to be resistance coupled because in the all system a direct current balancing problem was the limiting feature.

Also, as a logic circuit uses elements having an N-type volt-ampere characteristic, there is a logic circuit in which the sequence of the operating elements is deter-65 mined to have a directional property by using a three phase synchronous signal as a power source and the logic circuit is formed parametron-like by a pair of elements, and also there is a logic circuit which has a directional property by using a logical product as a fundamental circuit, that is published by one of the inventors of the present application and others. However, owing to

2

the fact that a uniform characteristic for all elements employed is required, it has the objectionable feature that it is subjected to a fair limitation for forming its circuit.

A number of prior art devices have disclosed the use $\mathbf{5}$ of a magnetic core as a component of an all logic cir-cuit or a "Goto Pair" have so been utilized. However, in the first instance the use of the magnetic core does not lend itself to ultra high frequency switch, while in the latter instance a negative logic circuit could not be con-10 structed to operate properly.

This one object of the present invention is to provide an electronic logic circuit, wherein an element with two terminals having an N-type volt-ampere characteristic, a

15 resistance, and an inductance are connected directly to a D.C. source and wherein they form a circuit as a foundation set with a series resistance value so as to have a monostable point to the elements whereby a logical computation is performed by corresponding electric waves 20

or by a corresponding combination of electric waves and a signal (including 0 level) of only direct component to the binary codes 0, 1.

Another object of the present invention is to provide an electronic logic circuit in which the cooperation of a 25 two terminal element as an "Esaki" diode and standard inductive, capacitive and resistive elements form a negative operating circuit.

Yet a further object of the present invention is to provide an electronic logic circuit which does not require a resistance coupling and may utilize inductive or capacitive coupling.

To the binary codes 0, 1, for instance, the following electric signal is assumed to correspond.

(I) An electric oscillation wave having negative direct component or an electric oscillation wave having a negative amplitude larger than a positive amplitude corresponds to the binary code 0, and the electric oscillation wave having positive direct component or the electric oscillation oscillation wave having a positive amplitude larger than a negative amplitude is corresponded to a binary code 1.

(II) A signal corresponding to the binary code 1 is the same as that in (I), and as a signal corresponding to the binary code 0, an electric non-oscillation signal or an electric signal at 0 level corresponded.

(III) To the binary code I, corresponds an electric oscillation wave, that is, an electric oscillation wave (i.e., sine wave) having an amplitude of the same magnitude at the positive or negative direction, and a signal corresponding to the binary code 0 is the same as that of (II).

As above described, the present invention uses the electric oscillation wave, and in this case, as the phase is entirely out of order, even when the frequency is caused to be very high, the lay out of a circuit is not effected to any degree, and owing to the utilization of the selfoscillation, its frequency can be used up to the highest frequency of the element. Moreover, at the first front edge of the self-oscillation, elements at the next stage can be operated, and consequently, any information can be transmitted in succession at a speed near the highest operating speed. Further, heretofore, these elements have been selected usually so as to take a bistable state, but in accordance with the present invention, as only a monostable point is necessary, an uneven quality of each of the elements employed is almost out of order in principle, and consequently, the yield rate of the elements is made to be sufficient and the formation of a circuit can easily be effected.

In the following explanation of the present invention, in order to facilitate the understanding thereof, firstly, it refers to a fundamental circuit by an electric oscillation system with the complex number three valued logical

60

mathematics shown as a reference, and next, it refers to a corresponding relation by the item (I) between the binary code and of the complex number a propositional value, and then it refers to each of the circuits of the present invention using the above principle. Finally it refers to each of the circuits of the present invention corresponding to (II) and (III), since the circuits produced by the corresponding relation of (I) can also be applied to the cases of (II) and (III).

The aforesaid objects of the present invention, and 10 other objects which will become apparent as the description proceeds, are achieved by providing an electronic logic circuit comprising an Esaki diode having an N-type current-voltage characteristic, a resistor, an inductance, and a D.C. source connected in series such that said circuit is provided with a monostable operating point, said Esaki diode operating on a stable point of the N type characteristic curve whereby upon the supply of an input signal in the form of an electrical oscillation the operating point of said Esaki diode being shifted on its N type 20 characteristic curve so that said circuit begins oscillating by self-oscillation and transmits an output signal, while when no input signal is received, said Esaki diode returns to its stable point no oscillation being generated and said circuit transmitting no output signal.

(1) A fundamental circuit by an oscillation system

In FIGURE 1, E, R, L, and D are, respectively, a D.C. source, a resistance, an inductance and two terminal elements (in this embodiment, only the application of the Esaki diode is described as an example) having an N type volt-ampere characteristic, and Lo and L1 are, respectively inductances connected with input terminals 1 and 1' and with output terminals 2 and 2'. M is a coefficient of mutual inductance between the inductances L_0 and L and between L_1 and L_0 . V_0 is a voltage applied to the terminals 1 and 1' as an input information. V is the voltage produced at L causing electric oscillations, as set forth below, for exciting the terminal D by the voltage induced by the voltage V0 through M between the age induced by the voltage v_0 through N between the inductances L_0 and L, and V_1 is the voltage induced at the inductance L_1 by V through M between the induct-ances L and L₁. Further, a mark of "." applied to each of the inductances L_0 , L_1 , and L shows the relations of polarity in such manner that when a positive voltage is a positive the "?? expired of the inductance L_0 a posiapplied to the "" terminal of the inductance L_0 , a posi-tive voltage appears on the "." terminal of the inductance L_1 , and also a positive voltage appears on the "" terminal of the inductance L_1 and also a positive voltage appears on the "" terminal of the inductance the second of the inductance L_1 , and in the following description this indicating method is used.

Referring now to FIGURE 2, a curve D' indicates a volt (v)-ampere (i) characteristic of the terminal elements D of FIGURE 1, and R' indicates a straight line of the resistance R of FIGURE 1. E and R are set in such manner that D is put on a stable point P when the voltages are not applied to 1 and 1' in FIGURE 1. Now, when a signal in the wave form as shown in V of FIG-URE 3 is received from the input terminals 1 and 1', D is excited during the peak value of V_0 , so as to go over the peak of the curve D'. Thus, the condition of a circuit composed of E, R, L and D changes its state in the form of self-excitation along an arrow mark of A1, A_2 , A_3 and A_4 of FIGURE 2 under the lapse of time de cided by the constant of the circuit, so as to cause an electric oscillation, as shown by V of FIGURE 3. In this case, in this figure, there is shown the case when the number of oscillations is adjusted by 1 to 1. However, the ratio of the number of oscillations can be changed at will be adjusting the inductance L or any other constant. As D the terminal element is set at a stable point, the point P of FIGURE 2, when an input is not received, when elec- 70 tric oscillation waves having positive direct components, and time widths τ_1 and τ_2 of its voltage wave forms hav-ing the relationship $\tau_1 < \tau_2$, as shown in FIGURE 3. Accordingly, wave forms induced at the inductance L through M between L and L1 are made by V1, as 75 4

shown in FIGURE 3, and the direct components are removed by the transformer effect, and consequently, when D is not caused to have electric oscillations, this is also at the state of a voltage at 0 level. When D is caused to have electric oscillations, the amplitude at a positive direction becomes very large in comparison with that at a negative direction. If the polarity of L_1 is reversed, it is obvious that an amplitude at a negative direction is made considerably larger in comparison with that at a positive direction. In FIGURE 3 the abscissa t indicates the time. Further, electric oscillation wave forms having positive direct components as above described or electric oscillation waves having larger amplitude of positive direction than that of the negative direction are designated as at the left side of FIGURE 4, electric oscillation wave forms having negative direct components or electric oscillation waves having a larger amplitude of negative direction than that of the positive direction are designated as at the middle of FIGURE 4, and when electric oscillations are not caused, it is designated as at the right side of FIGURE 4. Also, if Vo is applied in a reverse polarity inversely as in the case of causing electric oscillations by V_0 in FIGURE 1, the voltage of D is moved by a slight amplitude toward the left side 25 from the point P of FIGURE 2 by induced voltage, however, a state of electric oscillations is not caused, and consequently electric oscillation waves of the voltage, as above described, do not occur. The above describes one example in the case effecting the coupling between the stages by electromagnetic induction effects. As such coupling method, any other resistance coupling, or condenser coupling or the combination of the above couplings can be used.

As shown in FIGURE 5, when a condenser C1 is connected in parallel with a series circuit of L and D of FIG-URE 1, a self-holding circuit is formed for a state of electric oscillations of diode D. That is, as shown in FIGURE 6, when V_0 is firstly positive voltage is applied to the input terminals 1, 1', D is oscillated, and next the electric oscillation state is maintained as shown by V of FIGURE 6 until a negative voltage is applied, as shown in FIGURE 6, and the figure of V is adopted as in the method indicated in FIGURE 4. The voltage V_1 , applied to the input terminals 1 and 1' is not necessarily a positive and negative pulse, and it is clear that the voltage of the electric oscillation waves having respectively positive direct components or the electric oscillation waves having an amplitude in positive direction larger than that in the negative direction and electric oscillations having a negative direct component or the electric oscillation waves having an amplitude in negative direction larger than that in the positive direction may be used. Further, the abscissa t in FIGURE 6 indicates the time.

(2) Complex of three valued logical mathematics

As a complex number proposition, there is used a hyperbolic number $k(k^2=1, k+\pm 1)$ to be a unit of a hypercomplex number, however, in the following, the complex number proposition is defined as follows:

The combination (x, y) of real propositions x, y (each x and y take any value of 0, $\frac{1}{2}$ or 1) is considered, and the logical sum, logical product and the like are defined as follows:

[The definition 21] logical sum $(a_1, a_2)v(b_1, b_2)$ $\{(a_1, a_2)v(b_1, b_2)\}=(a_1vb_1, a_2vb_2)$

[The definition 22] logical product $(a_1, a_2) \cdot (b_1, b_2)$

$\{(a_1, a_2) \cdot (b_1, b_2)\} = (a_1b_1 \vee a_2b_2, a_1b_2 \vee a_2b_1)$

Conveniently, when there is no fear to be caused by an error, the mark "." of the logical product may be omitted. [The rule 21] it is decided to be described as

$(a_1, 0) = a_1, (0, a_2) = ka_2$

Accordingly, when the [rule 21] is applied to [The definition 21]

5 $(a_1, a_2) = a_1 v k a$ (1)[The definition 23] necessary and sufficient condition for

 $(a_1, a_2) = (b_1, b_2)$ is $a_1 = b_1$, and $a_2 = b_2$

[The definition 24] δix , where each of *i* and *x* takes 5 are produced to the terminals 5, 5', and these signals are any value of $0, \frac{1}{2}$ or 1.

 $\delta i x = 1$

When i=x

When $i \neq x$

$\delta i x = 0$

Especially, when x, x_1 , x_2 do not take the value except 0 or 1, it is clear that the following formulas are obtained:

$\delta_0 x = \partial_1 (\sim x)$ $\delta_1 x = \delta_0(\sim x)$ $\delta_1(x_1, x_2) = \delta_1 x_1 \mathsf{v} \delta_1 x_2$ $\delta^{1/2} \{ \delta_1 x v^{1/2} \} = \delta_0 x$

where, it means that $\sim x = 1 - x$

The rule 22, about the weakness of the symbols. In the sequence of δ symbol, logical product, logical sum, the δ symbol at the left side of the above is the strongest, and going toward the right is gradually weakened. 25

[The definition 25] R(a) K(a)

When $a = a_1 v k a_2$ holds, then $R(a) = a_1$ and $K(a) = a_2$ hold.

R(a), K(a) is called, respectively, as a real part and a parabolic part of the complex proposition. 30

The parabolic part is made by (the rule 21) with regard to the complex proposition to be

$$(a_1, 0)v(b_1, 0) = (a_1vb_1, 0) = a_1vb_1$$

 $(a_1, 0)\cdot(b_1, 0) = (a_1\cdot b_1, 0) = a_1b_1$

and consequently, the logical sum and the logical product are made to be entirely the same type as those of the real part, and the complex proposition can be regarded as being the development of the real proposition by regarding $(a_1, 0)$ as being identical with a_1 . Where, the real 40 proposition is regarded as being three valued real propositions. Accordingly, the definition of its logical sum, the logical product, when x and y are, respectively, made to be the real proposition (x and y are considered to take any value of $0, \frac{1}{2}$ or 1), becomes of course to be 16--- (

$$x \cdot y$$
 Min (x, y)
 $x \cdot y$ Min (x, y)

that is $x \vee y$ takes the maximum value between values of x that is x^{y} takes the minimum value between values of a and y, and x y takes the minimum value between values 50 a complex propositional value corresponding to the signal of x and y.

(3) A corresponding relation between a binary code and signal, complex propositional value

Now, a relation between a signal wave form, a binary 55 code and complex propositional value is assumed to correspond, as in the following table. Further, the lowest column of the signal of the following table shows when no oscillation is caused, and at this time the complex propositional value corresponds to $\frac{1}{2}vk^{\frac{1}{2}}$.

| Signal | Binary code | Complex propositional value | |
|--------|-------------|--------------------------------|----|
| ΔΛΛΛΛΛ | 1 | 1vk1/2 | |
| VVVVVV | 0 | ½vk1 | 65 |
| | | 1/2vk1/2 | |

As it is clear from the above table that in the parallel circuit as shown in FIGURE 7, if the signals are received, respectively, from the terminals, 3, 3' and the terminals 70 4, 4', the signals corresponding to a complex propositional value corresponding to signals from the terminals 3, 3' and the logical sum of the complex propositional value corresponding to the signals from the terminals 4. 4' are going out to the terminals 5, 5'. Therefore, when the 75

signals corresponding to, respectively, $1vk^{1/2}$, $\frac{1}{2}vk^{1}$ come from the terminals 3, 3', 4, 4', the signals corresponding to

$(1vk\frac{1}{2})v(\frac{1}{2}vk1) = (1v\frac{1}{2})vk(\frac{1}{2}v1) = 1vk1$

combined waves of electric oscillation waves having negative direct component. In this case, there is no existing binary code corresponding to $1\nu k1$ in the above corresponding table, and consequently, it is necessary to avoid 10 in the design a circuit so as to produce 1vk1. Accordingly, the handling of signals corresponding to such complex propositional value will be described later in the item 8. In the other cases, it is assumed that signals corresponding to the complex propositional value 1vk1 do not 15 come in.

The arrangement of each circuit according to present invention will now be individually described by using, upon occasion, the electric oscillation system as above described, corresponding relations among complex three

20 valued logical mathematics, and the binary code and signal and the complex propositional value.

(4) A repeating circuit, a negation logic circuit

In FIGURE 8, the box represents the fundamental circuit shown in FIGURE 1 except the input and output terminals 1, 1' and 2, 2' and the description below also the same designation is used regarding the fundamental circuit. In FIGURE 8, X of the parts 1, 1' is the complex propositional value corresponding to the input signal and Y of the parts 2, 2' is the complex propositional value corresponding to the output signal. In this circuit, as described by "(1) A fundamental circuit by electric oscillation system."

When $X=1vk^{1/2}$ holds, $Y=1vk^{1/2}$ 35When $X = \frac{1}{2} vk1$ holds, $Y = \frac{1}{2} vk^{\frac{1}{2}}$ When $x = \frac{1}{2} \sqrt{k^{1/2}}$ holds, $Y = \frac{1}{2} \sqrt{k^{1/2}}$

the above results can be obtained, and consequently,

$Y = R(X) v k^{1/2}$

the above relation is obtained.

In FIGURE 9, if complex propositional values corre-

sponding to the signals of the input and of the output are 45 respectively X, Y, then X and Y have a reverse actual part and parabolic part, and consequently, the relation of

$$Y = kX$$
 (3)

(2)

is obtained. That is, if the polarity of the circuit is reversed, is made to be \hat{k} times.

In FIGURE 10, it is assumed that the signal wave only corresponding to the binary code comes from the input terminals 1, 1'. That is, x is assumed to be the input binary code (consequently, x is 0 or 1) and the complex propositional value corresponding thereto is assumed to be z(x). Also, it is assumed that the complex propositional value corresponding to the output signal, exerted at the output terminals 2, 2', is represented by Z(x). In the following description, the definition of x, z(x), Z(x) is the same as above. Then, if referring to the above table, the following formula

$$z(x) = \delta_1 x v^{1/2} \delta_0 x v k^{1/2} \delta_1 x v \delta_0 x \}$$

= $(\delta_1 x v^{1/2}) (\delta_1 x v \delta_0 x) v k (v^{1/2} v \delta_0 x) (\delta_1 x v \delta_0 x)$ (4)
= $\delta_1 x v^{1/2} v k (\delta_0 x v^{1/2})$

is obtained. Also, by the two formulas of (2), (4)

$$Z(x) = R\{z(x)\} v k^{1/2}$$
(5)
= $\delta_1 x v^{1/2} v k^{1/2}$ (5)

is obtained.

In FIGURE 9, when it is represented by X=z(x), output Y is made to kX by the Formula 3, and consequently, by the Formula 4.

 $kz(x) = k\{\delta_1 x v^{\frac{1}{2}} v k(\delta_0 x v^{\frac{1}{2}})\}$ $= \delta_0 x v^{1/2} v k (\delta_1 x v^{1/2})$

$$=\delta_1(\sim x) \mathbf{v}^{\frac{1}{2}} \mathbf{v} k \{\delta_0(\sim x) \mathbf{v}^{\frac{1}{2}}\}$$
(6)
= $z(\sim x)$

is obtained, and kz(x) is made to the complex proposi- 5 tional value corresponding to the negation $\sim x$. That is, it corresponds to FIGURE 11 and this is a negation logic circuit.

Now, by the Formula 5'

$$Z(\sim x) = \delta_1(\sim x) v^{1/2} v^{1/2} v^{1/2} = \delta_0 x v^{1/2} v^{1/2} v^{1/2}$$
(7)

is obtained, and consequently, by the Formulas 5' and 7

$$Z(x) \vee kZ(\sim x) = (\delta_1 x \vee t_2 \vee k \cdot t_2) \vee k(\delta_0 x \vee t_2 \vee k \cdot t_2)$$

= $\delta_1 x \vee t_2 \vee k(\delta_0 x \vee t_2)$ (8)
= $z(x)$ (8')

is obtained. That is, by combining a circuit as shown in FIGURE 12. z(x) enters into the circuit from the upper part and also at the lower part z(x) is produced. That is to say, a repeating circuit z(x) is formed to produce a signal corresponding to a binary code x at an output by an input signal corresponding to a binary code x.

In FIGURE 7, when the signals corresponding to respectively $Z(x_1)$ and $Z(x_2)$ are received at the input ter-minals 3 2 and the input terminals 3, 3' and the input terminals 4, 4', then at the output terminals 5, 5'.

$$Z(x_1) v Z(x_2) = \delta_1 x_1 v \delta_1 x_2 v^{1/2} v k^{1/2} = \delta_1 (x_1 v x_2) v^{1/2} v k^{1/2}$$
(9)
= Z(x_1 v x_3) (9)

is obtained.

and

Where, by the Formula 5',

$$Z(x_1) = \delta_1 x_1 v^{1/2} v k^{1/2} Z(x_2) = \delta_1 x_2 v^{1/2} v k^{1/2}$$
(10)

is obtained, that is, a circuit as shown in FIGURE 13 is formed.

(5) A directional circuit.-(1) A rectifier-like circuit

FIGURE 14 shows the combination of two fundamental circuits F1, F2 and modified circuits of fundamental circuits surrounded by a dash-dotted line. The dash-dotted lined part shows that a mutual induction coefficient M between L, and L₁ of the fundamental circuit is changed into 45N and also the resistance R is changed into S, and put the relation between M and N and between R and S,

M > NR < S

FIGURE 15 shows a graph entered in FIGURE 2 with a state after the modification for indicating a state of the fundamental circuits F1, F2 and a state of dash-dotted lined part. In this case, it is adopted as R < S, and consequently, a voltage V_Q at a stable point after modification is smaller than V_P , that is,

$V_{\rm Q} < V_{\rm P}$

In this arrangement, the following adjustment can be 60 established. If F_1 is electrically oscillated, the signal corresponding to $1\nu k^{1/2}$ enters the input terminals 6, 6' by the induction, and D is electrically oscillated to produce a signal corresponding to 1vk1/2 at the output terminals 7, 7', and by the induction, F2 is also electrically oscil-65 lated. Inversely, when the electric oscillation is caused at F2, the effect cannot cause D to oscillate. Because considering the inner part of the dash-dotted line, when D is electrically oscillated as an inevitable result by the electric oscillation of F_1 , owing to M > N, the amplitude of the voltage induced at L_1 is slightly smaller than that in the fundamental circuit, however, it is selected so as to enable the causing of electric oscillations of F2 by this signal, and inversely when F2 is electrically oscillated, a signal by its oscillation is induced at L1, and even when 75

8 D is tried to oscillate through N by said two conditions, i.e.

M > N and $V_P > V_Q$

it can be made not causing an electric oscillation at D. As above described, a signal corresponding to $1vk^{1/2}$ is transferred toward $F_1 \rightarrow D \rightarrow F_2$, however, in the direction of $F_2 \rightarrow D$ a signal corresponding to $1 \sqrt{k^{1/2}}$ is not transferred, and consequently, the directional gain can be obtained in the circuit. Of course, even when a signal corresponding to $\frac{1}{2}vk1$ is given, as described in the fundamental circuit, the electric oscillations are not caused in all of F1, D, F2, and consequently, a directional property of this circuit becomes the form of a rectifier of one kind. That is, signals corresponding to the binary code 1 15are transferred only in the direction of 7, 7' from the terminals 6, 6' and are not transferred in the reverse direction, and signals corresponding to binary code 0 are not transferred to any terminal side. Accordingly, a part of the dash-dotted line is called as a circuit of a rectifier property, and for the sake of simplicity hereinafter it is represented as in FIGURE 16.

As in the above, in FIGURE 14 when a signal corresponding to the complex propositional value X enters the terminals 1, 1' of F1 as an input, by Formula 2,

| $Z_0 = R(X) v k^{1/2}$ | (11) |
|--------------------------|-------|
| $Z_1 = R(Z_0) v k^{1/2}$ | (12) |
| $=R(X)vk^{1/2}$ | (12') |
| =70 | (12") |

 30 the above is obtained.

(5).-(2) A unilateral circuit

If the rectifier like circuit of FIGURE 16 is connected as shown in FIGURE 17, it forms one directional circuit 35 in which at terminals 9, 9' for the complex propositional value z(x) corresponding to the input signal from the input terminals 8, 8', a signal of z(x) in the same is caused, and furthermore, in spite of any value of $1\sqrt{k'_2}$, $\frac{1}{2}\sqrt{k_1}$, that is, in spite of 0, 1 of the binary code, z(x)40 is transferred from the terminals 6, 6' to the direction of the terminals 9, 9', and toward its reverse direction z(x)is not transferred. The production of z(x) at the output is caused to obtain the following result from the Formula 8'.

$Z(x)vkZ(\sim x)=z(x)$

(6) A logic circuit.—(1) a circuit containing $Z(\sim x)$ from Z(x)

FIGURE 18 discloses one example of circuits in which 50when the signal corresponding to the complex propositional value Z(x) is fed from the input terminals 10, 10', a signal corresponding to the complex propositional value $Z(\sim x)$ is produced at output terminals 11, 11'. That is, it 55 is assumed that D₁ is not electrically oscillated and it is put at a monostable point P of FIGURE 19, and at that time the state of D₂ is adjusted so as to come to the U point of FIGURE 20. In FIGURE 20, a straight line R2 shows a value combined by R_1 , R_2 , r_1 , r_2 and the like in FIGURE 18. At that time, it is assumed that D2 is electrically oscillated owing to the existence of its operating point at the point U in the region of the negative resistance. Now, when the signal corresponding to the complex propositional value Z(x) is fed from the input terminals 10, 10', so as to begin the electric oscillation of D1, the voltage EA at the point A takes the form of waves as shown in FIGURE 21. However, a smoothing circuit comprising r_1 , r_2 , c_2 is connected between A and B_1 and consequently, it becomes equivalent as in the case of the voltage of the power source E in the circuit of D_2 is decreased to E', as shown in FIGURE 20. The operating point of D_2 is moved from the U' point to the U' point or a stable point, and accordingly, the electric oscillation of D_2 is stopped, and the voltage wave form produced at the output terminals 11, 11' is made in the form of V_1 in FIG-

URE 21. In this case, the designation of the voltage wave form of V1 in FIGURE 21 is used for the designation in FIGURE 4, and consequently, the terminals 11, 11' produce a signal corresponding to the complex propositional value of $Z(\sim x)$. For the sake of simplicity, FIGURE 18 hereinafter is designated as in FIGURE 22.

9

Now, in FIGURE 22, when a signal corresponding to a general complex propositional value X is received from the input terminals 10, 10', if a complex propositional value corresponding to a signal caused at the output 10 terminals 11, 11' is Y, it is clear that the following relation between X and Y is obtained.

$Y = \frac{1}{2} \delta_1 \{ROX\} v \delta^{\frac{1}{2}} \{R(x)\} v k^{\frac{1}{2}}$

Now, if it is obtained by the Formula 5',

$X = Z(x) = \delta_1 x v^{1/2} v k^{1/2}$

then, naturally,

 $Y = \frac{1}{2} \delta_1 \{ \delta_1 x v^{1/2} \} v \delta_1 \{ \delta_1 x v^{1/2} \} v k^{1/2} *$ $=\frac{1}{2}\{\delta_{1}xv\delta_{1}^{1/2}\}v\delta_{0}xvk^{1/2}$

$$= \frac{1}{2} o_1 x v o_0 x v k \frac{1}{2} \\= \delta_0 x v^{\frac{1}{2}} v k^{\frac{1}{2}}$$

 $=\delta_1(\sim x)v^{1/2}vk^{1/2}$

 $=Z(\sim x)$

*See the formula regarding (the definition 24). is obtained.

(6).—(2) A circuit of obtaining z(x) from Z(x)

If a circuit of obtaining z(x) from Z(x) is designed 30 by utilizing FIGURE 22 and a relation of

$Z(x) \vee (kZ(\sim x) = z(x))$

a circuit as shown in FIGURE 23 is obtained. That is, FIGURE 23 shows a circuit in which when a signal corresponding to Z(x) from the input terminals 35 12, 12' is received, a signal corresponding to the binary code corresponding to z(x) at the output terminals 13, 13' is produced. For the sake of simplicity, FIGURE 23 hereinafter is designated as in FIGURE 24.

(6).-(3) A logical sum circuit, a logical product circuit

 x_1 , x_2 are assumed as two binary codes, and if complex propositional values corresponding to the signal corresponding to x_1 , x_2 are, respectively, $z(x_1)$, $z(x_2)$, then by the Formula 4,

$$\begin{aligned} z(x_1) &= \delta_1 x_1 \mathbf{v}^{1/2} \mathbf{v} k(\delta_0 x \mathbf{v}^{1/2}) \\ z(x_2) &= \delta_1 x_2 \mathbf{v}^{1/2} \mathbf{v} k(\delta_0 x \mathbf{v}^{1/2}) \end{aligned}$$
(13)

Accordingly, by the Formula 5'

$$Z(x_1) = \delta_1 x v^{1/2} v k^{1/2} Z(x_2) = \delta_1 x_2 v^{1/2} v k^{1/2}$$
(14)

are obtained.

9'.

$$Z(x_1 v x_2) = Z(x_1) v Z(x_2)$$
(15)

is obtained, and consequently, $Z(x_1vx_2)$ can be obtained by a circuit of $Z(x_1)$, $Z(x_2)$ connected in parallel as 60 shown in FIGURE 13. Also, in order to avoid the snake path of the signal into the circuit, the rectification like circuit, shown in FIGURE 16, is utilized so as to construct a circuit for obtaining x_1vx_2 , shown in FIGURE 25. That is, when the signal corresponding to the respec- 65 tively binary code x_1 , x_2 is received from two input terminals 14, 14' and 15, 15', a circuit or a logical sum circuit is formed for obtaining a signal corresponding to $x_1 v x_2$ at the output terminal, and this logical sum circuit, as clear from the drawing, is also provided with direc- 70 tional property. When a multi-input logical sum circuit as $x_1 v x_2 v x_3$ is formed, it may of course be constructed as shown by dash lines in FIGURE 25. For the sake of simplicity, hereinafter the FIGURE 25 is designated as shown in FIGURE 26. 75 10

Further, a logical product circuit can be formed as shown in FIGURE 27, by utilizing a logical sum circuit used a relation of $x_1 \cdot x_2 = \sim (\sim x_1 \vee \sim x_2)$. FIGURE 27 shows a circuit or a logical product circuit for obtaining a signal corresponding to $X_1 \cdot x_2$ at the output terminals when a signal corresponding to, respectively, x_1 , x_2 from two input terminals 17, 17', 18, 18' and this circuit is also provided with a directional property. This circuit can easily be made to form a multi input logical product circuit as $x_1 \cdot x_2 \cdot x_3$, and this matter is the same as that of the logical sum circuit in FIGURE 25. For the sake of simplicity, hereinafter FIGURE 27 is designated as shown in FIGURE 28.

(6).--(4) An exclusive-or circuit

A circuit for obtaining $x_1 \oplus x_2$ (\oplus is a symbol of an exclusive-or) from two input binary codes x_1 , x_2 can be formed by utilizing both circuits of the logical sum and logical product shown in FIGURE 26 and FIGURE 28

and by using a relation of $x_1 \oplus x_2 = x_1 \sim x_2 v \sim x_1 x_2$. This circuit is shown in FIGURE 29. FIGURE 29 discloses the circuit for obtaining a signal corresponding to $x_1 \oplus x_2$ at the output terminals 22, 22' when the signals corresponding, respectively, to x_1 , x_2 are received from the two input terminals 20, 20', 21, 21'. Whereas, in the design of such circuit, many elements are necessary, next-25 ly the design of a circuit for obtaining directly an exclusive-or will be described.

That is to say, it is clear that

$x_1 \oplus x_2 = \sim x_1 x_2 \vee x_1 \sim x_2$ $= \sim (x_1 \mathbf{v} \sim x_2) \mathbf{v} \sim (\sim x_1 \mathbf{v} x_2)$

by utilizing the above formula, a circuit, as shown in FIGURE 30, may be formed. Signals of terminals 23, 23', 24, 24', 25, 25' in FIGURE 30 are, respectively, the same as the signals of the terminals of 20, 20', 21, 21', 22, 22' in FIGURE 29. Such matter is not limited to any exclusive-or and is established in the same manner also in the design of the circuit for obtaining any logic rela-40 tion.

(7) The case of the item (II) having relation of the binary code and the electric signal

In this case, the signal corresponding to the complex 45 propositional value $1vk\frac{1}{2}$ at the binary code 1 is the same as that formerly described. However, the signal corresponding to the complex propositional value $\frac{1}{2} \frac{1}{2} \frac{1$ is effected at the binary code 0.

Among the above described various circuits, in the 50 circuit as shown in FIGURE 31, for the signal corresponding to the complex propositional value z(x) from the input terminals 26, 26', at the output terminals 27, 27' signal corresponding to $Z(\sim x)$ is produced. In this case, the circuit as shown in FIGURE 22 may correspond to Now, in the consideration of $Z(x_1vx_2)$, by the Formula 55 the above circuit. Accordingly, for instance, as a logical sum a circuit as shown in FIGURE 32 may be used. That is, for the respective inputs $Z(x_1)$, $Z(x_2)$ from the input terminals 28, 28', 29, 29', at the output terminals 30, 30', $Z(x_1vx_2)$ is produced. Whereas, at a logical product circuit, it should be made as shown in FIGURE 33. That is FIGURE 33 discloses a circuit in which for the inputs $Z(x_1)$, $Z(x_2)$ from the input terminals 31, 31', 32, 32', $Z(x_1, x_2)$ is produced at the output terminals 33, 33'.

(8) The case of the item (III) having a corresponding relation of binary code and the electric signal

In the above stated various circuits, by the selection of the circuit constant, the amplitude of the oscillatory wave may become the same amplitude in both positive and negative directions. However, in this case, the electric oscillatory wave form corresponding to the binary code has the same amplitude at both positive and negative directions, and consequently, this wave form corresponds to the complex propositional value 1vk1, and at the binary code 0, the complex propositional value $\frac{1}{2}vk^{\frac{1}{2}}$

corresponds in the same manner as the former item 7. And it is clear from the properties of the circuits that the circuit as described in the former item 7 or negative proposition circuit (FIGURE 22), the logical sum circuit (FIGURE 32), the logical product circuit (FIGURE 33) and the like can be also applied to this case. In this case, as a self-holding circuit, FIGURE 5 should be made as shown in FIGURE 34. That is, in FIGURE 34, when the input corresponding to 1 is received from the input terminals 34, 34', the circuit of D4 starts to electrically 10 oscillate and sustains the electric oscillation in the same manner as that in FIGURE 5. When the signal corresponding to 1 is applied to the terminals 35, 35' as an erasing signal, then a direct current like potential difference of R3 is made small, and consequently, its effects 15 is represented in the circuit of D through the smoothing circuit of r3, c3, r4, and, thereby, the oscillation can be stopped.

11

As obvious from the above description, in short, the present invention is composed of an arrangement in 20 which the electric oscillation wave having a positive direct component or electric oscillation wave having a larger amplitude in the positive direction than that in the negative direction corresponds to the binary code 1, an electric oscillation wave having negative direct compo- 25 nent or an electric oscillation wave having larger amplitude in the negative direction than that in the positive oscillation or signal of direct component only or signal at 0 level corresponds to 0 of the binary code. For this, in a circuit in which two terminal elements having an 30 N type volt-ampere characteristic and the resistance and the inductance are connected in series with the D.C. source, and the series resistance value is set in the circuit so as to have one stable point at said element, a circuit having a directional property is formed by the con- 35 ditions of the difference of voltage at this stable point and the difference of the coupling degree with the next stage, and by the set of this series resistance value so as to have the operating point in the region of the negative resistance having characteristic of the element, a circuit if formed 40 in which when no input signal from the forward stage is received, electric oscillations are caused, and when the input signal is received, electric oscillations are not caused. By the circuit based on a logical sum using the above property, a logical computation is to be effected. 45 The circuits of the present invention is divided into

sections of a so called asynchronous system. However, as a signal, the oscillation wave corresponds to at least either one among 0, 1 of the binary codes, and consequently, the coupling can also be made by induction, and 50 also owing to the use of the oscillation of the self-oscillation, the operating speed is much faster and many fanouts can be obtained.

Further, as two terminal elements having an N-type volt-ampere characteristic in the present invention is se- 55 lected so as to have only one stable point, the uniformity of the characteristic of these elements is almost out of the order and the manufacturing of the elements is very easy, and also a very stable operation is insured. Accordingly, the present invention is very useful by adopting to a logic circuit a very high speed electronic computer, and the effects in the field of the art is very great.

It will be recognized by those skilled in the art that the objects of the present invention have been achieved by providing a combination of elments to allow logical computation in cooperation with electric waves and further to use an "Esaki" diode and standard inductive, capacitive and elements to form a negative operating circuit without the requirement of resistive coupling. 70

While we have disclosed several embodiments of the present invention, it is to be understood that these embodiments are given by example only and not in a limiting sense, the scope of the present invention being de-75 termined by the objects and the claims.

12

We claim: 1. An asynchronous electronic logic circuit, comprising

a two terminal element having an N-type currentvoltage characteristic,

a resistor. an inductance, and

- a D.C. source connected in series such that said circuit is provided with a monostable operating point, a reactance input means operatively coupled to said
- circuit. said two terminal elements operating on a stable point
- of the N-type characteristic curve, means for supplying an input signal in the form of a burst of electrical oscillations, representing one bi-nary condition and the absence thereof representing
- the other binary condition, said input signal causing the operating point of said two terminal element to be shifted along its N-type characteristic curve so that said circuit oscillates and transmits an output signal, whereas when no input signal is received, said two terminal element returns to its stable point no oscillation being generated and said circuit transmitting no output signal. 2. An electronic logic circuit, as set forth in claim 1,
- wherein
- said reactance input means is an inductance used for coupling said input signal thereto.
- 3. An electronic logic circuit, as set forth in claim 1, wherein

said reactance input means is a capacitor used for coupling said input signal thereto.

- 4. An electronic logic circuit, as set forth in claim 1, wherein
- said input signal in the form of said burst of electrical oscillations has a positive D.C. component and electrical oscillations of an amplitude greater in the positive direction than in the negative direction, respectively, associated to the number 1 of the binary code system, and another burst of electrical oscillations having a negative D.C. component and electrical oscillations in which the negative amplitude is greater than the positive amplitude, respectively, are associated with the number 0 of the binary code system.
- 5. An electronic logic circuit, as set forth in claim 4, further comprising
- a succeeding stage, and said circuit is formed and provided with a directional property formed by the difference of voltage at said stable point and the difference of the degree of coupling with said succeeding stage.
- 6. An asynchronous electronic logic circuit, comprising
- a two terminal element having an N-type current-voltage characteristic,

a resistor,

- an inductance, and
- a D.C. source connected in series such that said circuit is provided with a monostable operating point,
- a reactance input means operatively coupled to said circuit,
- said two terminal elements operating on a stable point of the N-type characteristic curve,
- means for supplying an input signal in the form of a burst of electrical oscillations representing one binary condition and the absence thereof representing the other binary condition, and
- when no input signal is received the operating point of said two terminal element is shifted along its Ntype characteristic curve so that said circuit oscillates and electric oscillations are caused and when said input signal is received said two terminal element returns to its stable point and electric oscillations are not produced.

7. The electronic logic circuit, as set forth in claim 1, further comprising

- a preceding stage means for providing said input signal, said resistor is modified such that the operating point of said circuit is disposed in the region of the nega- $\mathbf{5}$ tive resistance of the characteristic curve of said two terminal element, to obtain normal oscillations of said circuit, and
- said circuit, and a low pass filter means for varying the D.C. voltage in said circuit upon causing oscillation of said circuit 10 by a signal from said preceding stage to stop oscillation of said circuit, whereby the occurrence and nonoccurrence, respectively, of oscillations in response to the non-existence and existence of said input signal from said preceding stage can be indicated. 8. The asynchronous logic circuit, as set forth in claim

1, comprising

at least two of said two terminal elements operatively coupled asynchronously.

14

References Cited UNITED STATES PATENTS

3,070,708 12/1962 Dill _____ 307-206

OTHER REFERENCES

Chow et al.: Tunnel Diode Circuit Aspects and Applications, A.I.E.E. Conference Paper No. CP-60-297, 1-60 (pp. 7 and 19).

Lesk et al.: Electrical Engineering (mag.), 4-60, (p. 276).

ARTHUR GAUSS, Primary Examiner.

15 DONALD D. FORRER, Assistant Examiner.

U.S. Cl. X.R.

307-210, 322











United States Patent Office

5

35

3,508,078 Patented Apr. 21, 1970

1

3,508,078 FAIL-SAFE TYPE LOGIC CIRCUIT SYSTEM FAIL-SAFE TYPE LOGIC CIRCUIT SYSTEM
 Yasuo Komamiya, Yokohama, Kazuyoshi Morisawa, Tokyo, Seiji Tsuchiya, Ohmiya-shi, Noriaki Takeuchi, Urawa-shi, and Kenji Okamoto, Tokyo, Japan, as-signors to Agency of Industrial Science and Technology, Tokyo, Japan, a corporation of Japan Filed Sept. 1, 1966, Ser. No. 576,716
 Claims priority, application Japan, Sept. 2, 1965, 40/53,385; Sept. 25, 1965, 40/58,335; Dec. 15, 1965, 40/76,732; July 18, 1966, 41/46,522 Int. Cl. H03k 19/08, 19/24, 19/32
 U.S. Cl. 307-238

U.S. Cl. 307-238 6 Claims

ABSTRACT OF THE DISCLOSURE

A fail-safe system comprising an oscillator capable of performing a logical operation having a threshold input level and operable at a certain frequency in response to an input higher than the threshold level, an amplifier con- 20 nected to the oscillator to amplify the output signal of the oscillator, a rectifier connected to the output of the amplifier to rectify the output signal of the amplifier, and a power supply for applying a bias voltage which maximum voltage is equal to the threshold voltage, to make binary 25 codes 1 and 0 to be used in the system correlate to D.C. voltages +V and -V, respectively, and to cause the output voltage level of the system -V or 0 in case any trouble occurs while its normal output voltage is +V, and the output voltage level of the system -V or 0 in case any 30 trouble occurs in the system while its normal output voltage is -V, whereby the output voltage never becomes +V whenever any trouble occurs.

The present invention relates to a novel fail-safe system. in general, and to a fail-safe system which is applicable to basic logic circuits in an electronic computer to make these logic circuits and hence the computer a fail-safe type and which system is able to stop the operation of the 40computer when any error or failure occurs in the logic circuits.

Electronic computers have been widely applied to various fields in industry because of their capability of handling a large volume of information at high speed. It is 45 noted, however, that, if any failure should occur in an electronic computer for any reason and an erroneous output information from the computer is used as it is in its field of application, there is a strong probability of the 50 occurrence of great damage in the field. Although various kinds of devices or systems for detecting such failures are generally provided in any computer for safety purpose, the complete elimination of such failures itself is very difficult at the current technical level. Therefore, any electronic computer having a system which is able to main-tain its application field safe by preventing any transmis-sion of output information of the computer to the field, 55 whenever it operates erroneously, is seriously desired and such characteristics of the computer are referred to as fail-safe type characteristics.

For example, a control system for a railroad transportation system which controls the switching operations of the signals or the rails, and which railroad transports a large

2

volume of objects as well as people, requires such a failsafe type computer, because if any erroneous information from the computer, resulting from any failure in its constituent components, is supplied to such a control system, there is a strong probability of great accident. Any electronic computer currently used in each industrial field does not have such fail-safe characteristics.

It is an object of the present invention to provide a novel fail-safe type logic circuit system which can be used in a computer to provide it with fail-safe characteristics.

10 The check of any error or failure in a computer must generally be performed in its software or performed by providing such a check function in its hardware. However, such a check by the software may not be possible theo-retically. On the other hand, if the check is to be per-

15 formed by the hardware, which may be a parity check, it is very difficult when two or more errors occur simultaneously in the computer. Therefore, to perform such a check for a plurality of errors occurring at different points, the hardware must be provided with such a special function. However, to date, hardware having this special function has not been provided because of technical and/or economical difficulties.

The present invention utilizes a novel fail-safe type logic circuit system to provide a fail-safe type computer, which system is applied to the basic logic circuits that are indispensable to the computer.

It is another object of the present invention to provide certain fail-safe type logic circuits constituting an electronic computer.

With the above and other objects of the present invention in view, which will become apparent from the following description, the present invention will be clearly understood in connection with the detailed description and the accompanying drawings, in which:

FIGURE 1 is a graph showing the concept of the maximum potential, which is used to constitute the present failsafe type logic circuit;

FIG. 2 is a vector diagram showing that the vector sum equals zero, which is also used to constitute the present fail-safe logic circuit;

FIG. 3 is a block diagram of the logic circuit unit in accordance with the present invention, in which an EX-CLUSIVE-OR circuit is used to check the output of the unit:

FIG. 4 is a block diagram of the entire logic circuit system of the present invention;

FIG. 5 shows a block diagram of the basic logic circuit of the present invention;

FIG. 6 shows a block diagram of a fail-safe type logic product circuit constituted with the basic logic circuit of FIG. 5;

FIG. 7 shows a circuit diagram of an embodiment of a fail-safe type logic product circuit with two inputs, which is constructed with the basic logic circuit of FIG. 5;

FIGS. 8(a) and 8(b) are block diagrams of fail-safe type AND circuits with three inputs and four inputs, respectively, which are readily constructed on the basis of the logic product circuit of FIG. 6; FIG. 9 is a circuit diagram of an embodiment of an

oscillator with a certain threshold input level, which operates in response to the logical variable 0 at its input;

FIG. 10 is a block diagram of the fail-safe type exclusive-or circuit;

FIG. 11 is a circuit diagram showing a basic circuit of the fail-safe type fixed memory circuit;

FIG. 12 is a circuit diagram of the fail-safe type fixed memory circuit;

FIG. 13 is a circuit diagram showing another embodiment of the fail-safe type fixed memory circuit; and FIG. 14 is a circuit diagram of the fail-safe type mem-

orv circuit.

Referring now to the drawing, and more particularly to FIGS. 1 and 2, the circuit conditions necessary to make 10 the basic logic circuits of an electronic computer fail-safe type, respectively, are illustrated. The first condition illustrated in FIG. 1 is the concept of the maximum potential and the second condition illustrated in FIG. 2 is the concept that the vectro sum becomes zero. The concept 15 in FIG. 1 is required to make any logic circuit operative only when an inut at or higher than a predetermined level is received and, otherwise, that is, to make it inoperative, when the input is lower than the predetermined level because of any failure in the preceding logic circuit. That is, 20 any logic circuit using this concept has a tendency to slow down its potential level and thus terminate its operation upon receipt of a lower input than a predetermined level, and an oscillator having a certain thereshold input level (such oscillator operates at a constant frequency 25 with a higher input than the threshold level and otherwise stops its operation) can be presented as an example of the devices operating with this concept. Further, a resonance phenomenon is an example of the concept itself. The second concept in FIG. 2 will be explained in detail 30 hereinafter. It is merely described, at this time, that with the second concept, a fail-safe type logic product circuit can be constituted.

In forming the present logic circuit system and its applications with these concepts, the conditions to be given 35 to the present system are as follows:

(1) The use of the first concept to operate any circuit in the system at, or higher input levels than, a predetermined level. For example, an oscillator is used as a circuit operable in accordance with the first concept, in which if 40 the oscillator with a threshold value is used, any oscillation due to noise can be prevented by screening the threshold level properly.

(2) The binary 1 and 0 used in the logic system are represented by voltage levels of +V and -V, respectively, rather than representations by voltage levels of +V and 0 or by the presence and absence of a pulse in the ordinary manner. Thus, even when any grounding occurs in any point in the circuit, the failure can easily be detected.

(3) The characteristics of the system or the logic cir-50 cuits are determined as follows:

(3-1) The output information corresponding to 1 in the binary code (the voltage +V) may become binary 0, i.e., a voltage level of -V when any circuit failure occurs.

(3-2) The output information corresponding to 0 in the binary code (the voltage -V) may remain at binary 0 when any circuit failure occurs, but the output never becomes binary 1, i.e., a voltage level of +V

Each logic circuit to be constructed with the present system is constructed to have the fail-safe function in itself with the first condition.

In the construction of the present miss operation check system using these logic circuits the proper circuit and the conjugate circuit are used as a unit. Here, the words "the conjugate circuit" mean the circuit which has the negation function of the proper circuit. The check of a failure or a miss operation are done in each stage by an exclusive-or circuit as shown in FIG. 3. Accordingly, the detection of all failures in a plurality of units becomes possible and the information will be transmitted only when the entire system including a plurality of the units operates normally by forming a sequnece of a chain of the excusive-or circuit, in an asynchronous manner.

For example, in performing a logic operation of

 $XvY(\leftrightarrows Z)$

4

in the unit system as shown in FIG. 3, this unit system is necessary to have a proper information bus X and a conjugate information bus $\sim X$ (the negation of X). Concerning information Y, the proper and conjugate information buses are provided in the same way as X. Then, X_VY is obtained from X bus and Y bus, and $\sim X \cdot \sim Y$ is obtained from $\sim X$ bus and $\sim Y$ bus. Also XvY bus and $\sim X \cdot Y$ are bus checked by the logic product thereof derived from the exclusive-or circuit.

The construction of the entire check system in accordance with the present invention is shown in FIG. 4. For example, if indication lamps are connected to the output of the respective exclusive-or circuits, the detection of failures in the logic system and the maintenance thereof will become easy because the indication lamps may be arranged to illuminate when the unit in concern is operating properly, and the lamps otherwise going out, and thus it is clearly indicated that, when a certain lamp goes out, at least the unit of concern or the preceding unit has a failure therein

In an electronic computer, the logic circuits which can be provided with the fail-safe characteristics in accordance with the present invention may include the logic product circuit, the logic sum circuit, the exclusive-or circuit, the logic negation circuit, the fixed memory circuit, and the memory circuit. Hereinafter, these respective circuits will be explained.

Generally, to check whether an input signal supplied to each logic circuit is |V| properly, or not, the input signal is supplied to an oscilal tor which has a certain threshold level $\left| U \right|$ as shown in FIG. 5 and which operates at a certain frequency, f_0 , at, or at higher input levels, than the threshold level |U|. The threshold voltage |U| is selected as |V| > |U| > 0, and, in this range of |U|, a self- oscillation of the oscillator by less than the level |U| can be prevented and the operation of the oscillator becomes reliable at the correct signal level.

Next, the output voltage with frequency component, f_0 , from the oscillator is amplified in a tuned amplifier whose tuning frequency is equal to f_0 . Thus, whenever a logic operation is not performed correctly and the frequency from the oscillator deviates from f_0 , or if any failure in the resonance circuit occurs or if there are any inferior circuit components, the output of the tuned amplifier decreases considerably. Accordingly, only when the input signal level is correct or normal and all of the circuit components are operating correctly, is the output voltage of the tuned amplifier maintained at its normal level.

The output of the tuned amplifier with frequency component f_0 is full-wave rectified and the rectified voltage is applied across the load resistance. The lower end of the resistor is connected to the voltage -V (corresponding to 0 in the binary code) and the upper end thereof is regarded as the output of the logic circuit. Therefore the rectified output voltage of the logic circuit has a normal value only when the input voltage and the used parts are normal, and otherwise it would never become +V (binary 1) although it may decrease. Namely, it is possible to obtain the fail-safe type logic circuit satisfying the condi-60 tions

A fail-safe type logic product circuit which is the most basic in logic circuits is explained herein. The voltage +V -V corresponds to the truth value 1, 0 of the logic variable X, Y, respectively, and the threshold voltage is +U 65 (+U < +V) as previously mentioned.

As shown in FIG. 6, oscillator 1 has the threshold voltage +U and operates at frequency f_1 which is determined by the circuit constant only when the input logic variable X corresponds to the truth value 1 (+V > +U), and otherwise it is inoperative. Oscillator 2 with threshold voltage +U, i.e., the same as that of oscillator 1, operates at a different frequency f_2 only when the input logic variable Y corresponds to the truth value 1 (+V > +U). Mixer 3 75 is used to obtain the difference frequency between f_1 and

 f_2 when the frequencies f_1 , f_2 are supplied to its input. Namely, the output f_0 of the mixer 3 is,

$f_0 = [f_1 - f_2]$

This will be noted that when frequencies f_0 , f_1 , f_2 are con-5 sidered as vectors, respectively, the above representation shows the second concept, i.e., "vector sum is zero." In usual cases, it is enough, but more strictly, to use filter 4, such as a mechanical filter, or a ceramic filter. Although 10 f_0 may be produced by the sum of f_1 and f_2 , it is desirable that f_0 is the difference of f_1 and f_2 because if the former f_0 is used there are some problems in the circuit design due to the harmonics of frequencies f_1 , f_2 , and thus the circuit may not become fail-safe. A tuned amplifier 5 am-15 plifies the output having f_0 frequency component from the mixer 3 or filter 4. Fullwave rectifying circuit 6 is connected to the output of amplifier 5 so that the output thereof becomes +V when the input frequency of amplifier 5 is f_0 , but -V otherwise. 20

In this construction, the output can be obtained from rectifier 6 only when the input logic variables X, Y to oscillators 1 and 2 have the truth value 1 (voltage +V), respectively, while in other combinations of variables X, Y, the output of the rectifier 6 becomes -V. The output 25 of the rectifier 6 represents the logic product $X \cdot Y$ of the logic variables X, Y.

Next, an embodiment of the fail-safe type logic product circuit, constructed with the above described fail-safe logic circuit system is described. Referring now again to the 30 drawings, and more particular to FIG. 7, a pair of similar transistorized colpitts oscillators are provided for the input logic variables X and Y, respectively, each of which comprises (T'_1) p-n-p transistor T_1 , an inductance L (L'), and capacitors C_1 , C_2 (C'₁, C'₂). 35 The bases of transistors T_1 and T_1 are connected to the threshold voltage +U, and therefore the thresh-old voltage thereof, +U are made +U. The oscillation frequencies of these oscillators may be determined by the respective circuit constants, and it is assumed that 40 the frequency of the oscillator including transistor T_1 is f_1 and the frequency of the other is f_2 . By this way, these oscillators operate at their respective frequency only when both variables X, Y have voltage +V corresponding to the truth value 1. The frequencies f_1 and f_2 are mixed upon 45 the use of the non-linear characteristic (square characteristic) between base and emitter of transistor T_2 and resistors R_2 , R'_2 , R_3 and frequency component f_0 corresponding to the difference between f_1 and f_2 is obtained at the collector of transistor T, with a tank circuit which resonates at 50 $f_0 = |f_1 - f_2|$. The f_0 component is amplified by transistor T₃ and rectified by a full-wave rectifier. As a result, voltage +V or -V is obtained across the output resistor, which voltage corresponds to the truth value 1 $(X \cdot Y = 1)$ or 0 $(X \cdot Y \neq 1)$. 55

As mentioned above, the output on the resistor never becomes +V because of the use threshold voltage +Uwhich is less than +V corresponding to the truth value 1 of the logic variable. Therefore any miss operation in one unit is not transferred to the next stage. Further, the fail- 60 safe function is reinforced because the mixing and amplifying circuit resonates at frequency f_0 and the output will go down or tend to go down to -V when frequency f_0 is shifted due to any characteristic failures in the circuit components. 65

FIGS. 8(a) and 8(b) are modifications of the fail-safe type logic product circuit shown in FIG. 6 with three and four inputs, respectively. In FIGS. 8(a) and 8(b) oscillators 1, 2, 1' and 2' have a common threshold value and operate at frequencies f_1 , f_2 , f'_1 and f'_2 , respectively. Each 70 mixer 3, 3' or 3'' is connected to respective outputs of the preceding two oscillators and take out the frequency difference of two inputs frequencies, respectively. Filter 4 may be provided if desired. Tuned amplifier 5 and full wave rectifier 6 are also provided and serve as previously 75 6

described. The output, f_0 of mixer 3', shown in FIG. 8(a), is represented as

$$f_0 = ||f_1 - f_2| - f_1'|$$

and the output f_0 of mixer 3" shown in FIG. 8(b) is represented as

$$||f_1 - f_2| - |f_1' - f_2'||$$

The fail-safe type multi-input logic product circuit such as shown in FIGS. 8(a) and 8(b) are constructed in this manner and operate as in the above example. Furthermore, it is realized equally that the principle of the two input fail-safe logic circuit system can be extended to multi-input systems such as a three or more input (*n* input) fail-safe logic product circuit, using the non-linear characteristic of mixing these input signals by utilizing third or higher powers (*n*th power) characteristics of the non-linear characteristics between the base and emitter of the transistor T_2 .

On the basis of the above mentioned fail-safe type logic product circuit, a fail-safe type exclusive-or circuit, a failsafe type logic sum circuit, a fail-safe type logic negation circuit, a fail-safe type fixed memory circuit and a memory circuit, respectively, can be presented.

Referring now again to the drawings, and more particularly to FIG. 9, there is shown an oscillator with a certain threshold level which operates in response to the logic variable 0 (-V). (The threshold voltage is assumed as -U and |-V|>|-U|.) The p-n-p type transistor T_1 in FIG. 7 is replaced by an n-p-n type transistor T''_1 . Therefore, as shown in FIG. 10, a fail-safe type exclusive-or circuit can be constructed by combination with a diode circuit. (In FIG. 10, threshold oscillator 2" is the same as shown in FIG. 9 and the others are the same as in FIG. 6.)

In FIG. 6, by connecting oscillator 1 directly to amplifier 5, and by connecting a diode logic sum circuit to the input of the oscillator 1, a fail-safe type logic sum circuit is formed.

By connecting the output of the oscillator in FIG. 9 to the amplifier 5 in FIG. 6, a fail-safe type negation logic circuit is provided.

Fixed memory circuits and memory circuits are used as a memory circuit of a fail-safe type digital computer.

FAIL-SAFE TYPE FIXED MEMORY CIRCUIT

Referring to FIG. 11, a fail-safe type logic product circuit 11, diode 12 and selection circuits 13 and 14 are arranged such that selection circuit 13 is connected to one input of product circuit 11 and seletion circuit 14 is connected to the other input of the circuit 11 through a series connection of the diode 12 and memory plane (M.P.). The selection circuits 13, 14 select the output thereof so that only one optional output terminal has the voltage +V and the other has the voltage =V, respectively. The fixed memory contents are located in the memory plane of FIG. 11. For example, if value 1 should be selected, the terminals 15 and 16 are connected, but they are not connected to each other when the value 0 is selected. Of course, the diode may not be required when the connection is not made.

Now, when voltage +V or =V is applied to the point P in FIG. 11 from the selection circuit 13, and the voltage +V or -V is applied to the point N from the selection circuit 14, then, the output of the fail-safe type logic product circuit 11 becomes as set forth in the following table.

| And a second | | | | |
|--|----------------|----------------|---|--------------|
| P N V | -V -V -V | -v +v -v | $\stackrel{+\mathrm{v}}{\stackrel{-\mathrm{v}}{-\mathrm{v}}}$ | $^{+v}_{+v}$ |

difference of two inputs frequencies, respectively. Filter 4 may be provided if desired. Tuned amplifier 5 and full wave rectifier 6 are also provided and serve as previously 75 the voltages selected by the selection circuits 13 and 14,

7 and applied to the logic product circuit, are +V simultaneously, but it becomes -V otherwise

Now, the destruction of the diode or the breaking and shorting of the wires can be considered as circuit trouble in the device. In case of wiring troubles it sometimes occurs that the fail-safe type logic product circuit does not operate, and the output voltage is -V; while the output voltage becomes +V when the diode is shorted. However it is clearly distinct from the miss operation of the product circuit because it occurs when the selected volt- 10 ages are the same, +V, in this case. Namely, in this device, when the selected voltage from the selection circuits have the common value +V, the output +V of the fail-safe type logic product may become -V or 0 when the circuit trouble occurs, but it never becomes +V. 15

FIG. 12 shows a circuit of the present invention using the basic circuit. In this case, a miss operation due to circuit trouble can be necessarily detected when the selected outputs, from selection circuits 13 and 14, have a common value, +V, as in the case of FIG. 11. So, in this 20 device, a miss operation due to trouble in the circuit is necessarily detected if the fixed memory devices of n bits are constructed by the combination of n-fail-safe type logic product circuits and n^2 diodes.

FIG. 13 shows the fail-safe type fixed memory device. 25 The fixed memory contents are located in M.P. in FIG. 13. For example, when the binary code is used, common bus $B_1, B_2 \dots B_n$ are connected when the value 1 corresponding to their signals, are not connected with 0. In FIG. 13, diode logic sum circuit 17 or the fail- 30 safe type logic sum circuit is illustrated.

The check of the operation of this fail-safe type fixed memory device can be carried out by providing the conjugate fixed memory device in parallel therewith and connecting a fail-safe exclusive-or circuit in a manner 35 similar to that previously described. As the memory contents in these fixed memory devices are opposite, exactly, the exclusive-or circuit operates in accordance with the truth value 1 when a miss operation does not exist, and 40 it operates in response to the truth value 0 when trouble exists.

FAIL-SAFE TYPE MEMORY CIRCUIT

Referring now again to the drawings, and more particularly to FIG. 14, the fail-safe type memory circuit is 45 shown in which a fail-safe type logic product circuit 21 is provided and diodes 22 and 23 are connected in series and in parallel, respectively, thereto. Input 24 is conand in participation, the second of the second seco clear terminal 26 usually has the voltage +V. When the input 24 has voltage +V to be memorized the output 25 becomes +V. Further, when the input 24 becomes the voltage -V, the output 25 holds the voltage at +V, because the output voltage is fed back to the fail-safe type 55 logic product circuit through the diode 23. If the voltage of the clear terminal 26 becomes -V, the output will become -V necessarily and the memory content is cleared. Namely, the circuit shown in FIG. 14 can be used as the memory circuit which keeps the memorized input until 60 the clear information -V comes in. Also, the circuit correctly serves for diode failure.

We claim:

1. A fail-safe system comprising

- an oscillator means for performing a logical operation 65 and having a predetermined threshold input level and operable at a certain frequency in response to an input higher than said predetermined threshold input level.
- an amplifier connected to said oscillator to amplify the 70 output signal of said oscillator,
- a rectifier connected to the output of said amplifier to rectify the output signal of said amplifier, and
- a power supply means for applying a predetermined bias voltage, the maximum voltage of which being 75

8

equal to said predetermined threshold input level, making binary codes 1 and 0 to be used in said system correlate to D.C. voltages +V and -V, respectively, and causing the output voltage level of said system to be -V or 0 in case any failure occurs in said system while the normal output voltage being +V and the output voltage level of said system being -V or 0 in case any failure occurs in said system while its normal output voltage is -V, whereby the output voltage never becomes +V when any failure occurs.

- 2. A fail-safe type logic product circuit comprising
- a pair of oscillator means each having a predetermined threshold input level and operable in response to the truth value 1 of either one of two input logic variables and having different frequencies from each other, respectively, said different frequencies being correlated to said logic variables, respectively,
- an amplifier means for amplifying the signal component of the frequency of the difference between said frequencies, and
- a rectifier means for rectifying the output from said amplifier, thereby obtaining a logic product of said two logic variables as the output.
- 3. The circuit, as set forth in claim 2, and constituting a
- fail-safe type memory circuit, and further comprising a first input terminal for said logic product circuit constituting a clear terminal,
- a second input terminal for said logic product circuit being supplied with a logic sum of an input signal to be memorized and an output signal of said logic product circuit, whereby the output becomes the truth value 1 when said input signal becomes the truth value 1 and said clear signal is the truth value 1, said output is kept at the truth value 1 when said input signal becomes the truth value 0 and said clear signal is still truth value 1, said output becoming truth value 0 when both of said input signal and said clear signal are the truth value 0, and said output is kept at the truth value 0 when said clear signal is 0 and said input signal becomes 1.
- 4. A fail-safe type logic negation circuit comprising an oscillator having a predetermined negative threshold
- voltage and operable only upon receiving a D.C. input voltage higher than the absolute value of said predetermined negative threshold voltage, said D.C. input voltage corresponding to an input logic variable,
- an amplifier means for amplifying the output of said oscillator, and
- a rectifier for rectifying the output of said amplifier, thereby obtaining a logical negation of said input logic variable as the output.
- 5. A fail-safe type exclusive-or logic circuit comprising a first oscillator having a predetermined threshold input level and operable in response to a truth value 1 of either one of two input logic variables at a frequency,
- second oscillator having a predetermined negative threshold voltage and operable only upon receiving a D.C. input voltage higher than the absolute value of said negative threshold voltage, and
- two diode OR circuits, thereby obtaining an exclusive-or
- of said input logic variable as the output. 6. A fail-safe type fixed memory circuit comprising a pair of selection circuits.
- a series connection of a fail-safe type logic product circuit, a diode and a fixed memory plane with or without wiring in accordance with the presence or absence of a code to be memorized therein fixedly,
- said series connection being disposed between said selection circuits, and
- said selection circuits selecting the contents of said memory plane whereby according to said contents of the absence or presence of wirings an output cor-
9 responding to said code is derived from said fail-safe type logic product circuit.

References Cited

| | | UNITED | STATES PATENTS |
|--|-----------|--------|--------------------------|
| | 2,854,653 | 9/1958 | Lubkin 235-153 X |
| | 3,390,256 | 6/1968 | Clanton et al 235-153 |
| | 3,396,369 | 8/1968 | Brothman et al 235—153 X |
| | | FORE | EIGN PATENTS |

1,032,081 6/1966 Great Britain.

10

OTHER REFERENCES M. C. Johnson et al.: "Error Detector or Comparator," RCA Technical Notes #293; sheets 1-2, June 1959.

5 DONALD D. FORRER, Primary Examiner

U.S. Cl. X.R.

307—202, 210, 214, 216, 218; 328—92; 331—56, 117; 10 340—173

6 Teaching by Yasuo Komamiya

From 1980 to 1986, Yasuo Komamiya was a Professor at Kyushu University, Fukuoka, Japan, and from 1986 to 1993 at Meiji University, Tokyo, Japan, teaching *Information Systems* and *Mathematical Logic*, respectively, as the main subjects.

In teaching, Komamiya followed the same approach and shared the same attitude towards the subjects as Prof. Mochinori Goto, which can be seen from their textbooks.

6.1 Textbook by M. Goto

At pages 137 to 142 of this issue, we reprinted the title pages and few pages from the textbook *Logical Mathematics and Its Applications*, OHM, April 1959, written by M. Goto. We selected introductory pages with some English terms and references, which allows to readers unfamiliar with Japanese to get some insight into the point of view to the area shared by Professors Goto and Komamiya. It is obvious that names as G. Boole, E. Schröder, but also B.A.W. Russel, and D. Hilbert, suggest that symbolic logic, as well as mathematical logic, are in foundations of mathematics, while the program of Hilbert served as a vehicle to prove the consistency of foundational theories.

It is interesting to observe that for combinatorial networks M. Goto refers to the work of C.E. Shannon and Hansi Piesch, references (4) and (5), respectively, while for the sequential circuits the work of D.A. Huffman is recommended (12). These references are

Shannon, C. E., "A symbolic analysis of relay and switching circuits", *Trans. AIEE*, Vol. 57, No. 12, 1938, 713-723.

Piesch, H., "Über die Vereinfachung von allgemeinen Schaltungen", Arch. f. Electrotechnik, Berlin, E.T.Z. Verlag, Vol. 33, Heft 11, 1939, 733-746.

Huffman, D.A., "The synthesis of sequential switching circuits", *Journal of the Franklin Institute*, Vol. 257, No. 3, 1954, 161-262.

Huffman, D.A., "The synthesis of sequential switching circuits", *Journal of the Franklin Institute*, Vol. 257, No. 4, 1954, 275-303.



Mochinori Goto

OHM 722-1-2

論理数学とその応用

ar 40

1

ここで扱う論理数学は論理代数のことではない. 論理数学という名の名付親である後藤博士に,論理 数学とはいかなるもので,どのように電気回路に応 用されるかを例題形式で講義していただく.

後藤以紀

1. 論理的関係を式で表わす方法

数字を直接使う算術の代りに,文字を使う代数へと 発展して,数学はそれ自身の理論のみならず,実用方 面にいちじるしい進歩をみるに至った.わが国でも大 陸より伝来した数値算法から脱却して,関孝和によっ て文字の代数が建設されたということであって,欧州 に比べてきわめて悪条件の下にあった和算家の卓越し た着想には驚嘆のほかはない.

ところで、数学では単に数字の代りに文字を使うの みならず、幾何学でも、三角形 ABC と A'B'C' と が合同であることを、

∆ABC≡∆A'B'C'

と書く、これは2つの図形の関係を式で表わしたもの である、しかし、図形に限らず、もっと一般に、文字 である条件を代表して、いくつかの条件の間の論理的 な関係を記号で表わすこともできる、たとえば「天気 が良い」ならば「登山する」という関係を「天気が良 い」→「登山する」と書く、前者は後者の成立するた めの充分条件で、後者は前者の必要条件である、この 関係と含意(または内含)(implication)という、ま た、「天気が良くない」ことを、~「天気が良い」と書 いて否定(negation)を表わす、そして、ある条件が 夏(true)であるときには、それの真理値(truth value)は1であるといい、角(untrue またはfalse) であるときには、それの真理値(0であるという、し たがって、ある条件を不定すれば、その条件の真理値 は反対となる、たとえば、

 $\sim (x=0) \rightleftharpoons (x \neq 0)$ (1.1)

電気試験所長 東大教授 工博

昭和34年4月号

である.とこに \leftrightarrow は、それの両辺の真理値が等しい 場合にのみ、(1・1) 式が真であることを表わす記号で ある.(1・1) 式では x=0 でない場合は $x \ne 0$ である から、これは正しい.また、x=0 の場合は左辺の $\sim(x=0)$ は偽であり、 $x \ne 0$ もまた偽となるから、こ れも正しい.したがって、(1・1) 式は正しいのであ る、これは「[一方が成立するための必要かつ充分な 条件] が他方である」の意味である.この関係を「両 者は対等(または同等)(equivalent) である」という. また、

(x=実数) ^ (y=実数)

→{ $(x=0)^{(y=0)} \leftrightarrow x^2 + y^2 = 0$ } (1・2) のように、 x=0 と y=0 との 2 つの条件が共存して いることを (x=0)^{(y=0)} または ^ 記号を省略し て (x=0)(y=0)のように積の形に書き、これを論理 積 (または合接または連言) (conjunction) という. 2 つの条件の真理値が共に1 であるときにのみ、論理 積の真理値の真理値が1 になることを表わしている. すなわち、言葉でいえば「…と…と」(…and…) に相 当している. (1・2) 式全体は、

「x,y が共に実数なるときは、x=0 とy=0 とが同時に成立する場合にのみ必ず $x^2+y^2=0$ となり、他の場合には $x^2+y^2 = 0$ である」ことを表わしている、次に、

 (x=0) ∨ (y=0) ≈ xy=0
 (1.3)
 のように、 ∨ は「…か…か」すなわち,「…または…」
 (…ot…) の関係を表わし, 論 理和(または離接また
 は濃言)(disjunction)と称する.少なくともいずれ
 か一方の真理値が1のときに論理和の真理値は1となる.すなわち,(1.3)式は「[x=0または y=0]が 真ならば、[xy=0]は真であり,後者が真ならば,前

- 1 -

者もまた真である」ことを表わしている.化学の可逆 反応のようなものである.

注意 1・1:… ↔… の関係を往々「… は…」と読ま せることがあるが, これは注意を要する. 白馬非馬の 論というのがあるが,「白馬は馬」といっても,「白馬 ⇒馬」とは書けない. 白馬に包含されるものよりも馬 に包含されるものの方が広い. 条件でいえば「白馬た る条件」よりも「馬たる条件」の方が少ない. 「白馬 ならば馬である」ことは正しい. すなわち, 「これは 白馬である→これは馬である」は正しい. 言葉を機械 的に論理記号に置換えると, とんだ誤りをおかすこと になるから,よく意味を考えてやらなければならない.

以上は比較的簡単な関係式であるから、しいて記号 で書かなくても、ふつうの文章で書けるが、少し複雑 になると、文章ではなかなか明瞭には表わしにくい、 たとえば、「x=0 なるときに $x^2+y^2=0$ ならば y=0である」といっても、

| $x=0 \rightarrow (x^2+y^2=0 \rightarrow y=0)?$ | (1.4) |
|---|-------|
| $(x=0 \rightarrow x^2+y^2=0) \rightarrow y=0?$ | (1.5) |
| $(x=0 \rightleftharpoons x^2 + y^2 = 0) \rightarrow y = 0?$ | (1.6) |

 $(x=0)(x^2+y^2=0) \rightarrow y=0?$ (1.7)

の4つの関係のどれであるか、ちょっとわからないで あろう、また、この4つが結局同じ関係を表わすこと になるのかどうかすら、わかりにくいが後の論理計算 の説明の際に種明しをする、われわれの頭脳で平素ひ ねくっている論理は、いくら偉そうなことをいってい ても、算術のまだ手前の簡単な暗算の程度にすぎない ものが多い、まして代数にはほど遠い、また、 「晴天なるときに西風が吹けぼ登山する」

といっても, (1・4)~(1・7) 式の場合と同様にいろい ろの意味にとれる.数学書に乗っている定理の文句な ども,ひととおり読むとわかったような気がするが, これを論理式に書き直してみると,あいまいなことが 多い.中の証明を見て初めて正しい意味がわかり,正 しい論理式で表現できることが少なくない.

論理的関係を記号で表わすことは古くライラニッパに始 まるといわれているが、その後、A.ド・モルガニ、C.S ペアース、G. ブールらによって発展され、E. シュレーターに より論理代数学(Algebra der Logik)の体裁を具え るに至った.論理代数学はまた、ブール代数(Boolean algebra)ともいわれている。その後、G.ペアノ、B.ラ ッセルらは、数学上の概念を論理記号によって記述し、 数学の論理的構造の研究を行い、さらに D. ヒルパート、 K. ゲーデルらにより数学の公理体系などを論ずる数学 基礎論の研究に有効に使用された。また、従来の論理 学の真理値を 0,1 以外に拡張して、N 個にした多値 論理学というものも出現した、これらは総称して記号 論理学(または数学的論理学あるいは理論的論理学) (symbolic logic または mathematical logic または theoretical logic) といわれている。

どうして、この記号論理学が継電器の接点回路に応 用できるかというと、接点が開いている状態を0で表 わし、閉じている状態を1で表わすと、これは論理代 数の真理値 0,1 に対応ざせることができる。そうす ると、接点 $a \ge b \ge o$ 直列回路の開閉状態は論理積 ab の真理値で表わされる. $a,b \ge b$ に閉じていると き (真理値がともに1) にのみ ab は閉じる (真理値 1) ことになるからである。また、 $a \ge b \ge o$ 並列回 路では論理和 $a \lor b$ でその開閉が表わされる. a, b の 両方ともに開いているとき (真理値ともに0) にのみ 開く (真理値0) ことになるからである.

わが国では中島章氏⁽¹⁾により, 接点回路の理論に論 理代数が応用され, それを使う継電器回路設計の研究 が行われた. 続いて榛沢正男⁽³⁾, 島津保次郎⁽³⁾などの 諸氏の研究もある. 外国でもほぼ同時代から C.E 5+ ノン⁽⁴⁾, H.ビーシュ⁽⁵⁾, G.A. モントゴメリー⁽⁵⁾ などの諸氏に よって応用され出した.

しかし,論理代数では、ある時刻の接点の開閉状態 を表示することができるが、継電器の励磁電流の有無 と接点の動作との間の時間の遅れは表示されない、そ こで、大橋幹一博士⁽¹⁾はその必要性を指摘し、論理代 数とは全く異なる特殊な演算子法を提案して、この動 作の時間遅れを導入された。しかし、あまり特殊なも のであったため、一般に方程式を解くことができない 状態であった。ここにいう接点動作の遅れとは、故意 に動作を遅らす緩動継電器だけを意味するのではな く、たとえ、即時動作と称する継電器でも、1つの動 作状態から次の動作状態への変化は、この接点動作の 遅れを媒介として移り変っていくのであって、ちょう ど微分方程式の d/dt のようなものである。したがっ て、これを採り入れなければ、継電器回路網の動作に 関する必要充分な条件は表わされないのである.

上記の演算子法がなぜ扱いにくかったかというと、 他の既知の数学の助けを借りられず、孤立無援であっ たからである、当時は、筆者は対岸の火事を見るよう な気で勝手な批評⁽⁴⁾をしていたのであったが、その後 に至っても、方法的に進歩が見られなかったので、つ いに工夫をしてみる気になり、まず計算の容易な論理 代数を拠点としてこれを拡張し、接点動作の遅れを論 理関数(論理記号で表わされた式)に採り入れる方が 得策と考えて、その途を選び、未知の論理関数を含む

- 2 -

電気雑誌OHM

方程式, すなわち, 論理関数方程式を作り(9), これを 解くことにより、総電器回路の動作の解析と構成を計 べての数が表わされるので、何も数字のない場合、す 算で求めることを発表した(10).この結果を利用すれ なわち、0に対しては継電器も休止状態で無励磁0と ば,大橋博士の提案された演算子式の解も求められ, 論理式で表現することができるのである.これは論理の状態1が数字0に対応することになって、はなはだ 代数とは異なるので, 論理数学と名付けたのであった が, 論理数学を Boolean algebra または論理代数の 別名だと誤解している人が多い.

以上の理論は、電磁継電器に限ったことではないの で,真空管の場合には,格子への入力信号は,電磁継 電器の励磁電流に対応し, 出力信号は接点の動作に対 応する.両者の間のわずかの遅れは、回路の時定数に よって起る. それがいかに小さくても,入力信号が原 因で出力信号が結果であることにおいて区別されなけ ればならない. 駒宮安男君はさらに, 自動計算の動作 条件を表わす代数式を論理数学によって解き,欧米の 計算機回路に比べて優秀な回路を論理計算によって求 めることができた(11). このような理論はひとり自動 計算機に限らず,各種の自動制御方式の設計に利用で きるので, 今後, 複雑な動作条件が要望されるに伴 い、その有効性がますます認められるものと思われ る、欧米では近年まで論理代数の応用の範囲を脱却し なかったが、ようやく D.A. ハフマン(12)氏らによって、 sequential circuit の名の下に接点の動作遅れを正式 に考慮に入れた理論の研究が始められた.

この講義では,二値論理数学の基本法則,一元論理 代数方程式の一般解,多元論理代数方程式の一般解, 論理関数方程式の解法,最少数継電器の選定法,論理 関数方程式の継電器回路網解析および構成への応用, 三値論理とその応用,回路の変換と論理行列の応用, 複雑な素子の取扱い方,多元多値論理代数方程式の一 般解とその応用などについて述べる予定である.

2. 二値論理数学の基本法則

二値論理 (two-valued logic) とは、ふつうに使わ れている論理で,ある条件が成立する場合を真と称し (すなわち真理値1),成立しない場合を偽と称する (真理値0)きめ方で、その中間に、いささかもあい まいな判定を許さないのである. 白黒のいずれかで, ねずみ色的存在を認めないのである.

電磁継電器の場合だと,前にも述べたように,接点 が開いている状態を0とし、閉じている状態を1とす - るのが便利である. 同様に, 継電器巻線も励磁されて いる場合を1とし、無励磁の状態を0とする.人によ っては1と0とを反対に使う者もあるが、自動計算機

昭和34年4月号

の場合だと、2進法に対しては、0と1との数字です なる方がつごうがよい、もしも反対に使うと、継電器 まぎらわしくなる.

継電器Fの励磁電流 Fと接点fの開閉状態fと の間には、ある時間 * だけの遅れがあるとすると(第 2.1 図の実線は真理値1を,破線は0を示す),

 $f(t) = F(t-r) \equiv DF(t)$ (2.1) で表わされる.ここに t は時刻, r は特に一定であ る必要はない.

ここにFとFと,fとfを区別したが,これは論 理学におけるある命題 (proposition) Fとそれの真 理値 F とを区別するのに対応している. 命題とは, 一定の主張や判断を言語でいい表わしたものであるか ら,数学上の条件でも命題となる.しかし,誤りを生 ずるおそれのない場合には F,f を F,f と書いてもさ しつかえない.

継電器または接点の動作は、否定すれば正反対の動 作をするものを表わすこととなるから、

 $\sim f = 1 - f, \sim 0 \rightleftharpoons 1, \sim 1 \rightleftharpoons 0$ (2.2) である. ~f は励磁電流 F が流れる (すなわち1) と0になる (でだけ遅れて)から,開くような接点の 動作を表わしている.

論理積すなわち直列接点については,

 $0 \land 0 \rightleftharpoons 0, 0 \land 1 \rightleftharpoons 1 \land 0 \rightleftharpoons 0, 1 \land 1 \rightleftharpoons 1$ (2.3) である. 同様に論理和すなわち並列接点については、 0∨0≈0, 0∨1≈1∨0≈1, 1∨1≈1 (2.4)

対等すなわち2つの接点が同一動作をする場合は, 0 ≈ 0, 1 ≈ 1 (2.5) である.

つぎに,カッコを節約するために,カッコを付けたい場 合の演算の順序は,先にやる方から順に書くと, ふつうの数学の演算, D, ~, ^, ∨, →, ⇒ (2.6)

である. これはふつうの数学で×, ±, =の順に演算 するのと同様である.たとえば, $(f \rightleftharpoons x \rightarrow a \lor b \sim Dc)$



(103)

- 3 -

(104)

である. 論理演算の記号は人によっていろいろのものが使わ れており, 不定 ~a の代りに Na, ¬a,a',a,, a などが ある. ~ a のほかでは a が良いが, 印刷で往々-が 消えるのと, 複素数の共役数とまぎれる場合にはまず い. また,何重にも重なる場合にも不便である. 筆記 には~よりも簡便である.論理積への代りには・,×, ∩, & が使われる. 論理積の記号を省略する場合は別 として、^のほかでは∩がよい. 代数の記号と同じも のを使うのは、代数と共用する場合にまぎらわしい. 論理和 V の代りに +, U, or などが使われる. この うちではしが良いが、+はやはり、代数との共用に際 してつごうが悪い. 代数とは演算法則が異なるのであ るから,別の記号の方が良い. 含意 A→B の代りに A⊃B が使われるが、A→B の場合は A の方が成立 範囲が狭いか等しいかであるからAつB は誤解を生じ やすい. 真理値で表わすと A ≤ B である. ただし, 条件としては A の方が B より一般には厳しいので あるから、併立条件は一般には A の方が B より多 くなるのである.ちょうど,特許の請求範囲を書く場 合に制限条件が多ければ多いほど狭くなるのと同様で ある.対等→の代りには ~, = が使われることがあ るが,=は代数記号と誤りやすい.ある人は代数記号 と同じものを用いる方が親しみやすいから入りやすい ようにいうが、どうせ、演算法則が異なるのであるか ら,間違いを起さない記号の方がよい.

後に述べる三値論理 (three-valued logic) と二値 論理とを共用する場合には, 記号を使い分ける方が便 利だから、二値論理の~、 ^、 ∨、 →、 ≈ に対応して 三値論理では つ(またはー), ∩, U, →, さを用い ることも考えられる.

(2・2)~(2・5) 式の関係を表で書くと第 2・1 表のよ うになる. これを基礎にして, 任意の条件 A,B など の関係を書くと,次の公式が成立する.これは A,B な どに具体的に0または1の真理値を入れてみると直ち に正しいことが証明される.

| ~(AB) <i>⇄</i> ~AV~B ~(A∨B) <i>禕</i> ~A~B 第 2 • 1 表 | | | | | | (2•8) !! (2•9) !! | | |
|---|---|----|----|----|-----|----------------------|-----|--|
| A | B | ~A | ~B | AB | AVB | $A \rightarrow B$ | A≈B | |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | |

1

1 1

0

1 1

0

| $A \lor A \rightleftharpoons A$, $A A \rightleftharpoons A$, $A \lor A B \rightleftharpoons A$ | (2.10) !! |
|--|------------|
| $A(B \lor C) \rightleftharpoons AB \lor AC$ | (2.11) !! |
| $(A \lor B)(A \lor C) \rightleftharpoons AA \lor AC \lor BA \lor$ | BC |
| <i>≈A</i> ∨ <i>BC</i> | (2.12) !! |
| $A \rightarrow B \rightleftharpoons \sim A \lor B$ | (2.13) !! |
| $(A \rightleftharpoons B) \rightleftharpoons (A \rightarrow B) (B \rightarrow A)$ | (2.14) !! |
| <i>≈AB∨~A~B</i> | (2.14') !! |
| $(A \rightleftharpoons 1) \rightleftharpoons 1 A \lor 0 \sim A \rightleftharpoons A$ | (2.15) !! |
| (A≈0)≈0 A∨1~A≈~A | (2.16) |
| ~A∨A≈1, ~AA≈0 | (2.17) !! |
| $AB \lor A \sim B \lor \sim AB \lor \sim A \sim B \rightleftharpoons 1$ | |
| | |

(2.18) !!

(2.19)

このうちで (2.8), (2.9) 両式を比較すると,和と 積とが入れ替っているだけであり、(2・11)式と(2.12) 式とにおいても同様である. これは積の記号を省略せ ずに書くといっそう明瞭となるであろう.

すなわち. $\sim (A \land B) \rightleftharpoons \sim A \lor \sim B$

 $\sim (A \lor B) \rightleftharpoons \sim A \land \sim B$

 $A^{(B\vee C)} \rightleftharpoons (A^{B})^{\vee} (A^{C})$ $A \lor (B \land C) \rightleftharpoons (A \lor B) \land (A \lor C)$

このように任意の論理式の中の積と和とを全部入れ 替えても成立することを双対性 (duality) という. これは電気回路の直並列の入れ替えと、起電力と電流 との入れ替え、アドミタンスとインピーダンス との入れ替えに 相当するもので興味のあることである. (2.11) 式は 代数と同じであるが、(2・12) 式は代数とは異なる. これは全く(2.10)式の性質に由来するのであって, ふつうの代数と異なり、はるかに計算が簡単になるの もこのためである.

次に, (2.13) 式では A→B が真である場合には, 第 2・1 表および第2・2 図に示すように、 A が0 である範 囲(時刻 t に対する変化を表わし、点線で0を示す) では B は1か0であり、A が1の範囲(実線で示す) では Bは必ず1なので「~A が1(すなわち Aが0) か B が1か」の場合に A→B は正しい (すなわち1 となる)のである. (2・14')式は、AとBとが対等 であるということは A と B との真理値が等しいと きに真になるのであるから, A と Bとが同時に1と なるか,または同時に0となる(すなわち~A~B が 1)場合に正しいことを意味する.

(2・15), (2・16) 両式で示されるように, 単に A と 書けば、それは A≠1 と同じ意味を表わしており、 単に ~A と書けば、A=20 と同じ意味を表わしてい るのである. さらに (2·13) 式の A→B の意味は、「A

4 -

電気雑誌OHM

~0HM729-----

----t

第 2•2 図

A ---

なら B」といっても「Aが成立しない場合は B はど うでもよい」ということをも同時に含めていることは 注意すべきである. さらに (2-13) 式の場合には A→ B が偽であるときに ~AVB もまた偽であることをも 意味するのである. このように, 一般に論理式の⇒の 両辺は真の場合のみならず, 偽の場合のことをも考慮 に入れているのである. この点は, われわれが「Aな らB」という語から受ける感じよりもはるかに徹底し ているのである.

(2・17)式の意味は $A \ge -A \ge \tau \tau \tau \sigma$ 場合を つくしているので、和は1 となるのである。(2・18)式 も同様で、 $A \ge B$ およびその否定とのすべての組合 わせの和であるから1 となるのである。

ところで、(2·13) 式を書き直すと、 A→B⇒~A∨B

 $a \sim A(\sim B \lor B) \lor (\sim A \lor A) B$

 $a \sim A \sim B \lor \sim AB \lor AB$ (2.20) となる. (2.20) 式と (2.18) 式とを比較してみると, (2.20) 式には $A \sim B$ という項を欠いている. すなわ ち ~ ($A \sim B$) とも同じである. それは当然で, $A \sim B$ は (2.15) 式により ($A \Rightarrow 1$) ($B \Rightarrow 0$)と同じであるが, $A \rightarrow B$ では A が真で B が偽ということは成立しな いから, ~ ($A \sim B$) であることは明らかである. この ように, 任意の式は, 一般には, すべての場合のうち <u>のどれかの項を欠いた形で表わしう</u>る. これを加法標 準形(disjunctive normal form) という. どんな論理 式でも,加法標準形に直せば,たがいに比較できるの で便利である. たとえば,前述の (1.4)~(1.7) 式で も A, B について加法標準形で表わすと容易に比較で きるのである. すなわち, (1.4) 式は,

 $A \rightarrow (B \rightarrow C) \Rightarrow ~A \lor ~B \lor C$ (2·21) $\Rightarrow ~AB \lor ~A \sim B \lor A \sim B \lor C$ (2·21')!! これは C も混ぜて, A, ~A; B, ~B; C, ~C の すべての組合わせで表わしてもよいのであるが, ただ 複雑となるだけだから, A, B のみについて標準形に 直したのである.

(1.5) 式は,

```
(A \rightarrow B) \rightarrow C \Rightarrow \neg A \lor B \rightarrow C

\Rightarrow \sim (\sim A \lor B) \lor C

\Rightarrow A \sim B \lor C (2.22) !!

(1.6) 式は,

(A \Rightarrow B) \rightarrow C \Rightarrow \neg A \sim B \lor A B \rightarrow C
```

```
昭和34年4月号
```

≈~(~*A*~*B*∨*AB*)∨*C*

☆~AB∨A~B∨C (2・23)!!
注意 2・1:(2・18) 式のうち第1項と第4項との和 を否定するので、残りの項となるのである、これは (2・8),(2・9) 両式にしたがって計算しても、もちろん同じ結果となる。

(1.7) 式では,

 $AB \rightarrow C \rightleftharpoons \sim (AB) \lor C$

☆~A~B∨~AB∨A~B∨C (2・24)!! となって、これは(2・21') 式と同じことがわかるが、 他はいずれも(一般には)これより成立範囲が狭い(いいかえれば条件が厳しい)ことがわかるのである。そ のうちでは(2・22) 式がもっとも成立範囲が狭い。

ただし, (1・4)~(1・7) 式では, A, B, C が具体的 な式で表わされているから,それを代入してみる必要 がある. (2・21') 式により,

(1.4) 式は,

同様に (2・22) 式により, (1・5) 式は, (1・5) \Rightarrow (x=0)(x²+y² \pm 0) \forall y=0 \Rightarrow (x=0)(y \pm 0) \forall y=0 \Rightarrow (x=0)(y \pm 0) \forall (x=0)(y=0) \forall y=0 \Rightarrow x=0 \forall y=0 (2・26) !!

これで (1・5) 式は「x=0 か y=0 か」という条件 と同じであることがわかった.したがって,「常に真 理」とはいえないので,(1・4) 式とはもちろん異なる のである.これでは幾ら頭が良くても,論理計算によ らなければ、ちょっとわかるまい.

それでは, (1・6) 式はどうか. これは (2・23) 式に より,

 $(1.6) \neq (x \pm 0)(x^2 + y^2 = 0)$ $\forall (x = 0)(x^2 + y^2 \pm 0) \forall y = 0$ $\neq (x \pm 0)(x^2 + y^2 = 0) \forall (x = 0)(y^2 \pm 0) \forall y = 0$ $\neq 2x^2 + y^2 = 0 \forall x = 0 \forall y = 0$ (2.27) !!

(105)

- 5 -

(106)

すなわち, x, y が実数のときは, 第1項は x=y =0 と等しく,第2項または第3項に含まれるから, (2.26) 式, つまり, (1.5) 式と同じとなるが, 複素数 の場合には第1項が残るので、(1.5)式よりは広い条 件となる.

(1.7) 式は (2.24) 式で述べたように, 常に (1.4) 式と同じ条件である.

このように,加法標準形を利用すると見掛上異なる 条件が実は同じ条件であることや、類以の条件が異な る条件であることや、常に成立することか否かも容易 に判定できる.

法律の条文なども,加法標準形で表わすと抜け道も 矛盾も一目瞭然にわかる.しかし,法律を論理式で書 かれては, 全然融通がきかなくなって, 運用の妙味は 失われるかもしれない.

注意 2.2:(1.4),(1.7)両式, すなわち,(2.21), (2・24) 両式の形は、いわゆる三段論法の形式である. (1.5) 式すなわち (2.22) 式の形は三段論法に似て非 なるものであるから注意を要する.

読者は前述の (2・21), (2・22), (2・24) 各式を比較 して異なる点を知られたと思うが,まだ納得できない 方もあるかもしれないので, さらに蛇足を付け加えて おこう. $A \rightarrow (B \rightarrow C) \geq (A \rightarrow B) \rightarrow C$ とが同じように感 じるわけは、とかく A が真の場合のみしか考えない からである. A が真のときは (2・21'), (2・22) の両 式ともに A~BVC という項より残らないから,同じ 場合を示すことになる.これが,両式を同じと感ずる 種明しである. ところが,前にも述べたように, 論理 式の真偽を考える場合には、Aが偽の場合まで取扱わ なければならないのである. この場合に両式が異なる のである. (2・21') 式を変形すれば,

 $(2\cdot21') \rightleftharpoons \sim A \lor A \sim B \lor C$ $(2\cdot21'')$ ともなるので (2・22) 式に比べて ~ A だけ多くなっ ているのである. (2·21) 式では A が偽なる場合は B →C が偽でもさしつかえないのである.

引用文献

- (1), (2) 通学誌 (昭 15-5,8)
 (2), (3) * (昭 18-8)
- (4) Trans. A.I.E.E. 57 (1938), B.S.T.J. (1940-2)
- (5) H. Piesch: Arch. f. Elektrotechnik, 33 (1939) (6) J.I.E.E. (1948-7)
- (7) 電気試驗所 50 周年記念論文集 (昭 16), 通学誌 (昭17-7, 9)
- (8) 電気工学年報,昭和 17 年版, p. 37 (昭 17-12)
- (9) 電気試驗所記念論文集(昭 23),電学誌(昭 24-4), 電気試驗所業報(昭 25-7)
- (10) 電気試験所彙報(昭 26-2) [正誤:第 3.5 図と第 3.9 図と を入れ替える] 同 60 周年記念特集号 (昭 26-8)
 - 電気試験所集報(昭 30-10)
- (11) 電気試験所研究報告, 第 526 号 (昭 26-11) (12) Journal of the Franklin Institute, Vol. 257, p: 161, March & p. 275, April (1954)

- 6 -

6.2 Textbook by Y. Komamiya

At pages 145 to 151 of this issue, we reprinted the title pages and few pages from the text books written by Prof. Komamiya. At the first page of the textbook we see that switching circuits are thought by referring to fundamentals based on Boolean algebra. In his approach, the Boolean algebra, although applied to engineering problems, as the design of computing networks, is viewed in a broad context of mathematical logic founded on the works of Friedrich Wilhelm Karl Ernst Schröder, David Hilbert, and Bertrand Arthur William Russel as a subfield of mathematics.

For the implementation purposes, the text book of Y. Komamiya refers to his work published in the treatise

Komamiya, Y., *Theory of Computing Networks*, Research of ETL, No. 580, September 1959. that is reprinted at pages 13 to 54 as well as on his other related references, including

Komamiya, Y., "Some properties of Boolean Function", Autumn Meeting of Mathematical Society of Japan (Applied Mathematics Branch), October 1958, 27-31.







まえがき

本書は明治大学理工学部情報科学科で論理数学を教えることになったので、その教科書 として書いたものである.昭和 20 年 9 月東京大学電気工学科を卒業し、電気試験所(現 在の電子技術総合試験所)に入所してより、小生の研究してきた事柄を含めて論理数学と 論理デバイスの概括を述べたものである.

論理数学については,執筆の方針として一部を除いて,ヒルベルトの有限の立場(有限 回の操作で実行可能な事実だけをよりどころにする立場.Turing 機械の立場と同じであ る)はとらず,通常の数学的立場をとる.論理デバイスについては,一般に2進符号と物 理現象との対応という考え方から,現在用いられている回路にこだわらず,その方法が将 来新しい素子が発明,発見されたとき,有効であろうことに主眼をおいた.

本書を執筆するに当たり,多くの文献を参考にした(文献欄参照).特に後藤以紀先生の お書きになったものを多く参考にさせていただいた.後藤先生ならびに参考にした多くの 方々に感謝する次第である.なお,本書のワープロ等による整理に尽力された本学助手井 口幸洋博士,徳重典英氏及び大学院生松田和之君をはじめ,多くの学生諸君に感謝する次 第である.

§§ 1 論理数学^{(1),(2),(3)}

1.1 論理数学の生い立ち

与えられた開閉回路(switching circuit)の解析をしたり、与えられた特性を有する開 閉回路を構成したりするのに、いかなる数学を用いれば便利であるか。開閉回路というの は閉じている (on)場合と開いている (off)場合の2種類の動作をする回路であるゆえ、 2種類の値のみの演算でできている数学を利用すると便利であろうと考えられる。そこ で、論理学について考えてみると、普通使用されている論理では、命題は真であるか、偽 であるかの2種類で構成されている。ここにいう命題とは、「雪は白い」や「墨は黒 い」などのように「真か偽か区別できる主張の内容」のことである。したがって、論理学 を数学的に扱うものがあれば、それは利用できそうであることに気がつく、実際、論理代 数と呼ばれるものがあって、ある条件(命題)が真であることを1(真理値 (truth value)が1)に、偽であることを0(真理値が0)に対応させて、論理学上の命 題と命題との関係を表し、その式を計算することにより推論過程および結果を全く数学的 に表せるのである。したがってこれを開閉回路に応用し、開閉回路を構成している素子が 閉じている場合を1に対応させ、開いている場合を0に対応させると、開閉回路の特性 は上述の命題と命題との関係式で表すことが可能となる。

論理代数はブール代数 (Boolean Algebra) (1847 年プール (G.Boole) により論じられ た) とか,命題計算とか,記号論理学とか呼ばれており,ラッセル (B.A.W.Russel),シ ュレーダ (E.Schröder),ヒルベルト (D.Hilbert) 等を経て発展され現代に至っている. 現代では,論理代数は数学基礎論,多値論理学 (真,偽のほかにも,いくつかの真理値を 含む論理学)等のうちに活躍している.

開閉回路,たとえば,継電器回路は,継電器の制御巻線に電流が流れてから,その接点 が動作するまでに動作の遅れが必ず存在する.これは動作に因果関係があれば因果関係の 伝搬速度は原理的に光速度以上にはなり得ない(相対性理論による)から原理的に必ず存 在する.実際には光速度よりはるかに遅い速度であるので,動作遅れもはるかに大きく,

- 1 -

文献

§§ 1, §§ 4 に関して

(1) 駒宮: 電子計算機, 電気学会, 1968年9月初版

 (2) Y.Komamiya : Some Properties of Boolean Function, Autumn Meeting of Mathematical Society of Japan (Applied Mathematics Branch) pp.27-31 (Oct., 1958)

(3) Y.Komamiya : Theory of Computing Networks, Researches of ETL, No.580 (Sept., 1959)

§§ 3 に関して

(4) 後藤以紀: 電気試験所彙報 13, 12, p.494 (昭和 24), 19, 10, p.760 (昭和 30)
 情報処理学会編: 電子計算機ハンドブック, 第1編, オーム社に詳しい.

(5) 後藤以紀: 論理数学とその応用,オームマスターコース,

昭和 34 年 4 月号 - 昭和 35 年 12 月号, 電気雑誌オーム, オーム社

§§ 4 に関して

(6) Y.Komamiya : Microwave Logic Circuits Using Esaki Diode, Feb., 1963, Isscc

(7) 駒宮,橋爪,片岡: 波動論理回路,昭和44年,電気連大3085 (1969)

(8) 駒宮 : 光-光制御, その可能性の試案, Electronics Journal, pp.26-28,

エレクトロニクス,オーム社

(9) 駒宮,黒川,後藤竜夫,森亮一,田島裕昭:アナログ演算増幅器のみの組合せに よるディジタル回路概要,昭和42年,電気連大2785,2786

§§ 5 に関して

10

(10) 駒宮: 電気計算回路理論, 電気試験所研究報告, No.526 (1951年11月)

(3) Y.Komamiya : Theory of Computing Networks, Researches of ETL, No.580 (Sept., 1959)

- 228 -

(11) 駒宮: 機能素子(ファンクショナルディバイス)-機能面からの可能性をさぐる-電子通信学会, 第 57 巻第 12 号 (昭和 49 年 12 月) (12) K.Tomizawa, M.Kawashima and S.Kataoka : New logic functional device using transverse spreading of high-field domain in n type GaAs, Electronics Hetl, 7,10, (April 19, 1971) §§ 6 に関して (13) 駒宮: 命題値が連続的濃度を有する命題論理学とその応用について, 電気試験所研究報告, No.498, 昭和 24 年 5 月 (1949 年) (14) 伊藤誠: n 値関数束(n 値論理)について(I)(II), 九大工学集報, Vol.28, No.2 (昭和 30年) (15) 伊藤誠: 一元 n 値関数束(論理) 方程式の一般解について (n値関数束(n値論理)の理論(Ⅲ)(Ⅳ)),九大工学集報(昭和30年) §§ 7 に関して (16) 駒宮: 複素命題論理学とその応用 I, 電気試験所彙報第 14 巻第 7 号, pp.392-394 (17)後藤以紀: 双曲数の理論とその応用,電気試験所研究報告第448号 §§ 8, §§ 10 に関して (18) 伊藤誠訳: 記号論理学の基礎(ヒルベルト・アッケルマン著),大阪教育図書 (19) 駒宮: コンピュータ基礎論,昭晃堂,昭和 50年9月 §§ 9, 11.2 に関して (20) 駒宮: 論理数学の Information Theory への応用, 電気試験所彙報 第17巻第4号, (昭和28年4月) §§ 11.1 に関して (21) 向殿政男, 土屋誠治, 駒宮安男: C形フェイルセイフ論理の数学的構造について(1), 1968年2月21日, 電子通信学会電子計算機研究会資料 C形フェイルセイフ論理の数学的構造について(2), 1968年5月28日, - 229 -

電子通信学会電子計算機研究会資料

(22) 向殿政男 : C 形 Fail Safe 論理の数学的構造について,電子通信学会論文誌

第 52-C 巻第 12 号, 昭和 44 年 12 月

(23) 土屋誠治: 抵抗 - 半導体発振器によるフェイルセイフ3値論理回路, 電子通信学会電子計算機研究会資料

§§ 11.3 に関して

(24) 駒宮: 多値論理数学と計算回路理論(I),昭和 30年,電気三学会連大, p.9



7 Reviews of the Work by Yasuo Komamiya

The Journal of Symbolic Logic contains two reviews of the work by Yasuo Komamiya, both written by Calvin C. Elgot.

"Theory of Computing Relay-Networks" by Yasuo Komamiya Review by Calvin C. Elgot, *The Journal of Symbolic Logic*, Vol. 23, No. 3, 1958, 366.

Theory and Structure of the Automatic Relay Computer E. T. L. Mark II by Mochinori Goto, Yasuo Komamiya, Ryota Suekane, Masahide Takagi, Shigeru Kuwabara

Review by Calvin C. Elgot, *The Journal of Symbolic Logic*, Vol. 23, No. 1, 1958, 60.

We also show the review of a work by Mochinori Goto, since it is related to the main subject of this reprint and discusses the foundations upon which the construction of the first automatic computer in Japan is based.

"Application of logical mathematics to the theory of relay networks", *The Japan Science Review*, Vol. 1, No. 3, 1950, 35-42. Review by Alonzo Church, *The Journal of Symbolic Logic*, Vol. 20, No. 3, 1955, 285-286.

THE

JOURNAL

OF

SYMBOLIC LOGIC

EDITED BY

ALONZO CHURCH S. C. KLEENE ALICE A. LAZEROWITZ

Managing Editor: ALFONS BORGERS

Consulting Editors:

W. ACKERMANN ALAN ROSS ANDERSON C. A. BAYLIS JONATHAN F. BENNETT PAUL BERNAYS MARTIN DAVIS ANDRZEJ EHRENFEUCHT ROBERT FEYS FREDERIC B. FITCH G. HASENJAEGER Carl G. Hempel Leon Henkin John G. Kemeny E. J. Lemmon Richard Montague Andrzej Mostowski Gert H. Müller Steven Orey Rózsa Péter A. N. Prior Abraham Robinson Gene F. Rose Barkley Rosser Arnold Schmidt Kurt Schütte Thoralf Skolem Clifford Spector J. F. Thomson A. R. Turquette

VOLUME 23, NUMBERS I - 2

1958

PUBLISHED QUARTERLY BY THE ASSOCIATION FOR SYMBOLIC LOGIC, INC. WITH SUPPORT FROM INSTITUTIONAL MEMBERS

| UNIVERSITY OF CHICAGO | UNIVERSITY OF NEBRASKA |
|------------------------|-------------------------------|
| DARTMOUTH COLLEGE | UNIVERSITY OF PENNSYLVANIA |
| DUKE UNIVERSITY | PENNSYLVANIA STATE UNIVERSITY |
| HARVARD UNIVERSITY | PRINCETON UNIVERSITY |
| UNIVERSITY OF ILLINOIS | RUTGERS UNIVERSITY |
| INSTITUTE FOR ADVANCED | STUDY SMITH COLLEGE |
| LEHIGH UNIVERSITY | STANFORD UNIVERSITY |
| UNIVERSITY OF MICHIGAN | UNIVERSITY OF WASHINGTON |

Copyright 1959 by the Assocation for Symbolic Logic, Inc. Reproduction by photostat, photo print, microfilm, or like process by permission only YASUO KOMAMIYA. Theory of computing relay-networks. Proceedings of the First Japan National Congress for Applied Mechanics 1951, Japan National Committee for Theoretical and Applied Mechanics, Science Council of Japan, Tokyo 1952, pp. 527-532.

The content of this article is incorporated as section III·IV, subsections III·IV·I through III·IV·V of XXIII 60(2), of which the author is a co-author. The comments of the review XXIII 60(2) are directed particularly at these subsections.

Calvin C. Elgot

. . _ . . .

MOCHINORI GOTO, YASUO KOMAMIYA, RYOTA SUEKANE, MASAHIDE TAKAGI, and SHIGERU KUWABARA. Theory and structure of the automatic relay computer E. T. L. Mark II. Researches of the Electrotechnical Laboratory, no. 556. Electrotechnical Laboratory, Agency of Industrial Science and Technology, Tokyo 1956, ix + 214 pp. and 37 plates.

Only Chapter III, *Theory of relay networks*, falls within the scope of this JOURNAL. The remarks of XX 285(2) are applicable. The theory of sequential circuits receives brief treatment relying on a few examples only. The authors stress a solution of equations of the form

$$\sum_{i=1}^n A_i = \sum_{i=0}^\infty d_i 2^i$$

where " \sum " denotes ordinary addition of natural numbers, and the parameters A_i as well as the d_j vary over 0, 1. The circuits "associated with" these solutions are claimed to possess novel self-checking features.

The solution which the authors give which recursively expresses the d_i 's as a propositional formula in the A_i 's is needlessly involved. A simpler recursive solution is readily given: d_0 is the modulo-two sum of the A_i 's and

$$\sum_{k=1}^{n-1} B_k = \sum_{i=0}^{\infty} d_{i+1} 2^i$$

where B_k is the Boolean product of A_{k+1} and the modulo-two sum of A_1, A_2, \ldots, A_k . An explicit solution may also be given: d_i is the modulo-two sum of all ΠS where S varies through all subsets of $\{A_1, A_2, \ldots, A_n\}$ with 2^i elements and " ΠS " denotes the product of the elements in S. This solution depends upon the fact that if m =

 $\sum_{i=0}^{\infty} d_i 2^i$, then d_i is congruent modulo two to $\binom{m}{2^i}$. Calvin Elgot

MOTINORI GOTÔ. Application of logical mathematics to the theory of relay networks. **The Japan science review**, vol. 1 no. 3 (1950), pp. 35–42.

The author's references are entirely to papers published in Japan. It is said that symbolic logic or logical algebra was applied to the theory of relay networks by A. Nakazima and M. Hanzawa, "Nippon Electrical Communication Engineering, May, Aug., 1940," and Y. Simazu, ibid., "Aug., 1943"; and that K. Ohasi, "Fiftieth Year Memorial Essays of Electrotechnical Laboratory, Ministry of Communications, 1941," "pointed out the defects of the old theories, which could not treat mathematically the time-delay of relay contacts," and invented a special method for that purpose, which was later extended by T. Kozima, "Nipon Electrical Communication Engineering, July, Sept., 1942."

The reference to Nakazima (or Nakasima) and Hanzawa appears to be inaccurate. It is probably intended for XVIII 346(6), and a later *Part II* of the same paper, which the reviewer has not seen. The papers by Simazu, Ohasi, and Kozima the reviewer has also not been able to see.

The main content of the present paper is an exposition of the now familiar application of propositional calculus to analysis and synthesis of electric circuits. However where necessary to represent time delay, the propositional letters A, B, C, X, ... are reconstrued as standing for propositional functions with time as the argument, and such "equations" are written as e.g., $X_{n-1} \rightleftharpoons C_{0n} \sim X_n \vee C_{1n} X_n$, where n is a variable whose values are integers, representing successive intervals of time which are all of equal length (corresponding to a fixed time delay τ). In more usual notation this equation might be written as $X(n-1) \equiv C_0(n) \sim X(n) \vee C_1(n)X(n)$. Thus the author's system is in effect a free-variable singulary functional calculus, supplemented by a delay operator, but without quantifiers.

The author also points out in a short paragraph that there are cases in which, although the analysis of a circuit by two-valued propositional calculus indicates that it is (for instance) always closed, "an actual circuit may often be interrupted on account of the divergence of the time-delay" in the operation of two or more relays or the like. For such cases a three-valued propositional calculus is proposed, with values 0 (open), $\frac{1}{2}$ (indeterminate), and 1 (closed), and truth-tables for negation, conjunction, and disjunction that are evidently taken from Łukasiewicz's 1868. The proposal is not developed and no use is made of it in the remainder of the paper. ALONZO CHURCH

8 Selected Publications by Yasuo Komamiya

1. Paper 1

Komamiya, Y., "Theory of relay networks for the transformation between the decimal system and the binary system", *Bull. of E.T.L.*, Vol. 15, No. 8, August 1951, 188-197.

2. Paper 2

Komamiya, Y., "Theory of computing networks", *Research of E.T.L.*, No. 526, November 1951.

3. Paper 3

Komamiya, Y., "Theory of computing networks", Proc. of the First National Congress for Applied Mathematics, 1952, 527-532.

4. **Paper 4**

Komamiya, Y., "Application of logical mathematics to information theory (Application of theory of group to logical mathematics)", *The Bulletin of the Electrotechnical Laboratory in Japanese Government*, April 1953.

5. **Paper 5**

Komamiya, Y., "Application of logical mathematics to information theory", Proc. 3rd Japan. Nat. Cong. Appl. Math., 1953, 437.

6. Paper 6

Komamiya, Y., "Logical representation of algebraic condition in computing networks", *Symposium of Switching Circuits and Automaton*, Spring Joint Meeting of Institute of Electrical Engineers of Japan, May 1958, 1-9.

7. Paper 7

Komamiya, Y., "Some properties of Boolean Function", Autumn Meeting of Mathematical Society of Japan (Applied Mathematics Branch), October 1958, 27-31.

8. Paper 8

Komamiya, Y., *Theory of Computing Networks*, Researchers of the Applied Mathematics Section of Electrotechnical Laboratory in Japanese Government, 2 Chome, Nagata-cho, Chiyodaku, Tokyo, July 10, 1959, p. 40.

9. Paper 9

Komamiya, Y., *Theory of Computing Networks*, Researchers of the Applied Mathematics Section of Electrotechnical Laboratory in Japanese Government, 2 Chome, Nagata-cho, Chiyodaku, Tokyo, No. 580, September, 1959.

10. Paper 10

Goto, M., Komamiya, Y., Suekane, R., Takagi, M. Kuwabara, S., *Theory and Structure of the Automatic Relay Computer E.T.L. Mark 2, Research of E.T.L.*, No. 556, September 1956.

11. Paper 11

Komamiya, Y., Sugiyama, T., Tajima, H., Ogata, K., "New uniformity of the characteristic of tunnel diodes does not give much influence (Dynamic Asynchronous Logic Circuit System)", *Prof. Group Electronic Comp.*, Inst. of Electrical Communication Engineers of Japan, Aug. 1960.

12. Paper 12

Komamiya, Y., Tajima, H., Sugiyama, T. "Microwave DALC system using tunnel diodes for ultra high speed computer", *Prof. Group Electronic Comp.*, Inst. of Electrical Communication Engineers of Japan, Dec., 1961.

13. Paper 13

Komamiya, Y., "Microwave logic circuits using tunnel diodes - Dynamic Asynchronous Logic Circuit System", *Bull. of Electrotechnical Laboratory*, Japanese Government, Vol. 26, No. 6, 1962, 454-472.

14. Paper 14

Komamiya, Y., "Microwave logic circuit using Esaki diode", International Solid-State Circuits Conference, February 20, 1963, 24-25.

BULLETIN OF THE ELECTROTECHNICAL LABORATORY

785

(338)

For the purposes of making conditions of underground water clear, electrical prospecting surveyes were carried out to determine the depth of tertiary base rock at Matsuyama, Saitama Prefecture and that of limestone at Kawara, Yamaguchi Prefecture. In case of Matsuyama, both a d.c. potentiometer method and an carth resistivity meter method were used to draw apparent resistivity curves by Wenner's four electrode system. There were rather good agreements between the results of the electrical prospecting and actual underground conditions made clear through boring. Although values of the resistivity obtained by the earth resistivity meter were higher than those by the d.c. potentiometer; it seems, as a result of characteristic test of the resistivity meter, to be due to a stray emf produced by the commutator part owing to both deterioration of insulation and transient phenomena that occur following breaking of the circuit. In case of Kawara, the d.c. potentiometer method was used to draw equivalent resistivity curves in deciding the depth of the limestone bed. Next, at a spot near an inlet of underground water on a river bed, a survey was carried 'out of underground water paths through a limestone bed by both the d.c. potentiometer method and a low frequency electromagnetic method. In the electromagnetic method, electromagnetic fields were produced by 25 cycle alternating current impressed at the inlet. There is agreement between the results obtained by the two methods. Some explanations have been given on the low frequency electromagnetic field prospecting method and result of its application.

For the purpose of deciding coal qualities, that are defined by ash contents and heat energies, as simply and quickly as demanded in most manufactories, the authors have measured the high frequency losses of various coals and found that the losses increase with the ash contents. With the exception of cases of only a few mines, this relation is of such a high accuracy in quality comparison of various kinds of coals of the same mine that it is applicable to practical use. Experimental results are described, and a theoretical explanation is given on the fact that the errors due to high frequency losses of the coal sample vessel, residual inductance of lead wires and variation of the filling-up coefficient are negligibly small, showing that the performance of the measuring apparatus is satisfactory.

The following three theoretical researches are reported: (1) Derivation of Saha's thermal ionization equation by the model of photo-ionization of molecules and recombination of the ions. An equation was obtained that has the same dependency not only on the temperature but also on the pressure of the gases as Saha's thermal ionization equation. (2) Derivation of the ignition voltage of high frequency gas discharges under an assumption of the ambipolar diffusions. Frequency dependency is also suggested. (3) Derivation of discharging voltages of Geissler's tube without any assumption of the field linearity in front of the cathode as is usually done.

Although it is generally impossible in algebraic equations to solve unknowns definitely when the number of unknowns is not equal to the number of equations, the author proves that a certain type of algebraic equation of the first degree with many unknowns can be definitely solved by applying the logical mathematics. Using results obtained by the logical mathematics, various computing circuits of the binary system can be constructed by an entirely unified and similar method. Discussion on construction of the circuits which transform the decimal system into the binary system and vice versa, and that on the adding circuits of the binary system are given. The features of the author's theory are as follows: (1) after calculation is carried out by ordinary mathematical method as far as the method is applicable, "Aussagenkalkül" is performed by the logical mathematic method, thus making able to construct any desirable circuits by calculation alone all through the design of the circuits; (2) although the computing circuits have hitherlo been constructed by the so-called impulse method, which uses the electric impulse, the 'circuits designed by the author's method automatically operate one after another falling over like a lot of ninepines.

Theory on the Design of the Magnetic Lenses for Electron Microscopes: Koichi KANAYA

(188)

UDC 621.392.01: 621.316.776

10 進法 ╤ 2 進法變換繼電器回路理論

Theory of Relay Networks for the Transformation between

the Dicimal System and the Binary System.

駒 宮 安 男*

§ 1. 緒 言

代数方程式においては,一般に未知数の個数と方程 式のそれとは、同数でなければ、未知数は一義的には解 けない。然るに、多元一次代数方程式の或る型のもの は、 論理数学的には一義的に解けることをまず証明す る。即ち,代数方程式を論理方程式に変換して解けば **論理数学的には、一義的(未知象がその方程式中の旣** 知の文字の論理的組合せで表現出来る) に解けるので ある。上述の理論を用いて, 種々の2進法演算継電器 回路を全く統一的に、同様な方法で設計することが出 来るが、こゝでは 10 進法より2進法、2進法より10 進法への夫々の変換回路,並びに2進法加算回路を求 めてみる。 本理論の特徴は、 通常の数字を可成用い て,行ける処まで行き,通常の数字ではどうにもなら なくなつた処まで行つてから、 論理数学を用い、 最初 より最後まで完全に計算(論理数学の処は命題計算) だけで,求める継電器回路を設計し得る事である。又, 従来の電気消算回路は普通 impulse を用いる所謂, impulse 法であるが,本理論で設計した諸回路は,将棋 倒し的に次から次へと自動的に動作してゆく点であ る。なお、本理論に馴れてくれば、実際には最初に書 く代数方程式より直ちに, 求める継電気回路網を書き 下すことが出来る。又、数学的には、論理数学と通常 の数学との連繫の一試みであり、今後も論理数学の、 この方面の研究を大いに発展させる必要があると考え 3.

最後に, 本論文において用いる論理数学の記号につ いて述べる。即ち,否定, 論理積, 論理和, 対等として ~, ·, ∨, こ

を用い,記号の強弱も上記の順に左が一番強いものと する。なお, 論理積・の記号は,時には省略すること がある。

§ 2. 多元ー次代数方程式の 論理数学的解法

こゝで言う多元ー次代数方程式とは一般に

 $A_1 + A_2 + \dots + A_n = d_m 2^m + d_{m-1} 2^{m-1} + \dots + d_1 2 + d_0$ (2·1) 数で、A: 0 又は 1 の何れかの値をとる(既知数 d: 0 又は 1 の何れかの値をとる未知数 M m: $2^m \leq n$ なる最大の整数

なるものとする

これは、10 進法の数と2進法の数との関係式であ ることは明らかである。木節では、(2・1)式における d を A の論理的結合で表わすことが主眼である。勿論 通常の数学では、方提式が1個しかないのに、未知数 d (1 m+1 個もあるので d (1 一楽的には解けない。 . さて、最初に、本題を論ずるに必要な2,3の補助 定理から述べる。

[定理 2・1] $A_1 + A_2 + A_3 = d_1 2 + d_0$ なるときは $d_0 \downarrow \{A_3 \downarrow (A_2 \downarrow A_1)\}, d_1 \downarrow A_1 A_2 \lor A_2 A_3 \lor A_3 A_1$ 但し A, d は 0 又は 1

【証明】 d₀, d₁ を表わす論理式 (A₁, A₂, A₃ を命題変項と

する)をそれぞれ f(A1, A2, A3), g(A1, A2, A3)

とする。

仮定により、A₁、A₅、A₃ は0又は1以外の値をと らないから

 $0 \leq A_1 + A_2 + A_3 \leq 3 \tag{2.2}$

(i) $A_1 + A_2 + A_3 = 3$ なるとき $A_1 = A_2 = A_3 = 1$ にして $d_0 = d_1 = 1$ なることは 明らかなり。

(2.3)

(2.4)

 $: f(1, 1, 1) = 1 \\ g(1, 1, 1) = 1$

(ii) A:+A2+A3=2 なるとき

 A_1 , A_2 , A_3 のうち何れか2個は1にして, 残 りの1個は0なり。又, $d_0=0$, $d_1=1$ なることは明 らかなり。

f(1, 1, 0) = f(1, 0, 1)= f(0, 1, 1)

=0

g(1, 1, 0) = g(1, 0, 1)

*材料部

| (189) 10進 | 法二2 進法変 | 換維電器回路理論 | 637 |
|---|------------------------------|--|--|
| -q(0, 1, 1) | | (定理 2・1)において A3之0 とおけ | けば |
| | (2.5) | $d_{a} \rightarrow \{0 \rightarrow (A_{a} \rightarrow A_{1})\}$ | (2.14) |
| =1 | (2.0) | $\rightarrow (A_{\alpha} \rightarrow A_{\gamma})$ | (2.14) |
| (iii) $A_1 + A_2 + A_3 = 1$ $\pi \delta \mathcal{E} \mathcal{E}$ | 1-1 - 70 | $\rightarrow (\rightarrow A_{1} \rightarrow A_{2})$ | (2.14" |
| A1, A2, A3 のうち何れか1個は1 | にして、残 | | (2,15) |
| $b 0 2 個は 0 な b 。 又, d_0 = 1, d_1 = 0 な$ | こることは明 | $n_1 \leftarrow A_1 A_2$ | 1 4. 7 |
| らかなり。 | | 勿論, このときは 0ミA1+A254 | 21200 |
| f(1, 0, 0) = f(0, 1, 0) | | | |
| =f(0, 0, 1) | | [系 2·2] $A_1 + A_2 = d_0$ なるときは | |
| · · =1 | (2.6) | $d_0 \stackrel{\rightarrow}{\leftarrow} (\sim A_2 \stackrel{\rightarrow}{\leftarrow} A_1)$ | |
| g(1, 0, 0) = g(0, 1, 0) | | [証明] | |
| =g(0, 0, 1) | | (系 2・1) において 山=0 とおけ | ばよし |
| =0 | (2.7) | 而して, このときは 0 <u>≤</u> A1+A2≤ | 1 |
| (iv) A.+A.+A.=0 たるとき | | | |
| $\operatorname{BHC}_{2}(A) = A_{-} = A_{-} = 0, \ d_{-} = d_{-}$ | ==0 | [定理 2.2] | |
| · (() () () - ()) | | $A_1 + A_2 + \dots + A_n = d_m 2^m + d_n$ | 1-12m-1+ |
| (0, 0, 0) = 0 | (2.8) | +1.2+1. たろときは | |
| g(0, 0, 0) = 0 | | (i) n が高数からば | |
| 然るに, | | (1) | -> A.)) |
| f(A1, A2, A3) は一般に次の様に表わ | せられる。 | | 24-211// |
| $f(A_1, A_2, A_3) \stackrel{1}{\to} f(1, 1, 1) A_1 A_2 A_3$ | | | (4-+4.1) |
| $\bigvee f(1, 1, 0)A_1A_2 \sim A_1$ | 13 | $d_{0\leftarrow}(\sim A_{n\leftarrow}(A_{n-1\leftarrow}(\cdots \leftarrow (A_{3\leftarrow})$ | (A2+A1)) |
| $\bigvee f(1, 0, 1)A_1 \sim A_2 A_3$ | 13 | 但し A, d は 0 又は1にして, m | (J. 2 ^m ≤n 1. |
| $\bigvee f(0, 1, 1) \sim A_1 A_2 A_3$ | 43 | 最大の整数 | |
| $\bigvee f(1, 0, 0)A_1 \sim A_2$ | $-A_3$ | 【証明】 | |
| $\bigvee f(0, 1, 0) \sim A_1 A_2$ | $-A_3$ | n が奇数なるとき | |
| $\bigvee f(0, 0, 1) \sim A_1 \sim A_1$ | 1_2A_3 | n=2k+1 | (2.16 |
| $\bigvee f(0, 0, 0) \sim A_1 \sim A_1$ | $1_{2} \sim A_{3}$ | とおくことが出来る。而して, | |
| | (2.9) | $A_1 + A_2 + A_3 = B_{11}2 + B_{10} \le 3$ | 5 |
| カに、(2·9)式の係数を(2·3), (2·4), | (2.6), (2.7) | $A_1 + A_2 + B_{10} = B_{01} + B_{00} \leq 3$ | |
| のますにトライ決定すれば | | $A_{a+} + A_{a+} + B_{aa} = B_{aa} + B_{aa} < 3$ | |
| $f(A, A_{a}, A_{a}) \rightarrow A_{a}A_{a}A_{a}/A_{a} \sim A_{a}$ | $\sqrt{-A_1A_2}$ | 315 1 11 1 D 50 D 310 1 D 31 | n - 1 |
| $J(A_1, A_2, A_3) = A_1/\sim A_2 A_2$ | (2.10) | $A_{2k} + A_{2k+1} + B_{(k-1)} = B_{k1} 2 + C_{k-1}$ | $-B_{k0} \leq 37$ |
| $\rightarrow A (A A) / \sim A \sim A$ |)V~A.(A. | 但し B は 0 又は 1 | (2.1) |
| (1) | | で表わされる故, | - |
| $\rightarrow A (A \rightarrow A) (A \rightarrow A)$ | $-(A_{a} \rightarrow A_{a})$ | $A_1 + A_2 + \cdots + A_{2k+1} = (B_{11} + B_{21} + \cdots + B_{2k+1})$ | $+B_{k1})2+1$ |
| $\downarrow A_1(A_2 \downarrow A_3) \lor \downarrow A_1$ | (2,10') | | (2.1) |
| $(A_1 \leftarrow (A_2 \leftarrow A_3))$ | (2.10) | $\therefore d_0 = B_{k0}$ | (2.19 |
| $\stackrel{\rightarrow}{\leftarrow} \{A_3 \stackrel{\rightarrow}{\leftarrow} (A_2 \stackrel{\rightarrow}{\leftarrow} A_1)\}$ | (2+10-) | 又, (2・17)の諸式に[定理 2・1]を通 | 通用すれば, |
| $\therefore d_0 \stackrel{\rightarrow}{\leftarrow} \{A_3 \stackrel{\rightarrow}{\leftarrow} (A_2 \stackrel{\rightarrow}{\leftarrow} A_1)\}$ | (2.11) | $B_{10} \rightarrow \{A_3 \rightarrow (A_2 \rightarrow A_1)\}$ | |
| 同様にして、g(A1、A2、A3)を(2・3)、(2 | 2.5), (2.7), | $B_{10} \xrightarrow{\rightarrow} \{A_{5} \xrightarrow{\rightarrow} (A_{4} \xrightarrow{\rightarrow} B_{10})\}$ | |
| (2・8)の諸式により決定すれば | | $\dot{R}_{i} \rightarrow \dot{A}_{i} \rightarrow (A_{i} \rightarrow R_{i})$ | (2.20 |
| $g(A_1, A_2, A_3) \stackrel{\sim}{\leftarrow} A_1 A_2 A_3 \bigvee A_1 A_2 \sim A_3 \bigvee$ | $A_1 \sim A_2 A_3$ | D (k-1) (k | 10/11/12/9 |
| $\bigvee \sim A_1 A_2 A_3$ | (2.12) | $B_{k0} \leftarrow \{A_{2k+1} \leftarrow \{A_{2k+2} \leftarrow B_{(k-1)0}\}$ | - +1.14.1 |
| $A_1A_2 \lor A_2A_3 \lor A_3A_1$ | (2.12') | (2・20), (2・21)の諸式を天々代人(| 11 2207 |
| $d_1 \stackrel{\sim}{\underset{\sim}{\sim}} A_1 A_2 \bigvee A_2 A_3 \bigvee A_3 A_1$ | (2.13) | $B_{k0} \xrightarrow{\rightarrow} (A_{2k+1} \xrightarrow{\rightarrow} (A_{2k} \xrightarrow{\rightarrow} (\dots \xrightarrow{\rightarrow} (A_{3} \xrightarrow{\rightarrow} (A_{3} \xrightarrow{\rightarrow} (\dots \xrightarrow{\rightarrow} (A_{3} \xrightarrow$ | $(A_{2+}A_{1}))$. |
| | | | (2+2 |
| 13 2.11 A++A==d2+da tz32 | きは | (2・16), (2・19), (2・22)の諸式に。 | t b |
| $d \rightarrow (\sim A_0 \rightarrow A_1), d \rightarrow A_1 A_0$ | | $d_0 \stackrel{\rightarrow}{\leftarrow} (A_n \stackrel{\rightarrow}{\leftarrow} (A_{n-1} \stackrel{\rightarrow}{\leftarrow} (\dots \stackrel{\rightarrow}{\leftarrow} (A_3 \stackrel{\rightarrow}{\rightarrow} (A_3 \stackrel{\rightarrow}{\rightarrow} (A_3 \stackrel{\rightarrow}{\rightarrow} (A_3 \stackrel{\rightarrow}{\rightarrow} (A_3 \stackrel{\rightarrow}{\rightarrow} (A$ | $A_2 \rightleftharpoons A_1)) \cdots \cdots$ |
| rer offi | | | (2.2 |
| | | | |

電気試驗所彙報

(ii) n が偶数なるとき 11=24 (2.24)とおくことが出来る。而して, $A_1 + A_2 + A_3 = B_{11}2 + B_{10} \le 3$ $A_4 + A_5 + B_{10} = B_{21}2 + B_{20} \leq 3$ $A_6 + A_7 + B_{50} = B_{31}2 + B_{30} \leq 3$ (2.25)A(2k-2) +A(2k-1) +B(k-2)0 $=B(k-1)_12+B(k-1)_0\leq 3$ (2.26) A21:+B(k-1)0=Bki2+Bk0 但し B は0又は1 で表わされる故, $A_1 + A_2 + \dots + A_{k} = (B_{11} + B_{21} + \dots + B_{k1})2$ (2.27) +Bko . do=Bko (2.28) 又, (2.25)式の諸式に (定理 2・1) を適用すれば, $B_{10}, B_{20}, \dots, B_{(k-1)0}$ に関しては、(2.20)の説 式と全く同じになるが Bko に関しては (2.26) 式に (系 2・1)を適用して Bkot- (~Ast Ask-1) (2.29)を得る。故に、(2.20)、(2.29)の諸式をまとめれば $B_{k0} \stackrel{\rightarrow}{\leftarrow} (\sim A_{2k} \stackrel{\rightarrow}{\leftarrow} (A_{2k-1} \stackrel{\rightarrow}{\leftarrow} (\cdots \stackrel{\rightarrow}{\leftarrow} (A_{3} \stackrel{\rightarrow}{\leftarrow} (A_{2} \stackrel{\rightarrow}{\rightarrow} A_{1}))$) (2.30)(2.24), (2.28), (2.30)の諸式により $d_{0 \leftarrow} (\sim A_{n \leftarrow} (A_{n-1 \leftarrow} (\cdots \cdots \leftarrow (A_{3 \leftarrow} (A_{2 \leftarrow} A_{1})) \cdots \cdots))$ (2, 31)(系 2.3) 前定理において (i) ねが奇数ならば $d_{1 \leftarrow} (B_{k1 \leftarrow} (B_{(k-1)1 \leftarrow} (\cdots (B_{31 \leftarrow} (B_{21 \leftarrow} B_{11})) \cdots)$ (ii) k が偶数ならば $d_{1 \leftarrow} (\sim B_{k1 \rightarrow} (B_{(k-1)1 \leftarrow} (\cdots (B_{31 \leftarrow} (B_{21 \leftarrow} B_{11})) \cdots)$ [証明] (定理 2.2) における $A_1 + A_2 + \dots + A_n = d_m 2^m + d_{m-1} 2^{m-1} + \dots + d_1 2 + d_0$ と, (2・18), (2・19)両式又は(2・27), (2・28)両式とに 10 $B_{11}+B_{21}+\dots+B_{k1}=d_m2^{m-1}+d_{m-1}2^{m-2}+\dots+B_{k1}=d_m2^{m-1}+d_{m-1}2^{m-2}+\dots+B_{k1}=d_m2^{m-1}+d_{m-1}2^{m-2}+\dots+B_{k1}=d_m2^{m-1}+d_m-12^{m-2}+\dots+B_{k1}=d_m2^{m-1}+d_m-12^{m-2}+\dots+B_{k1}=d_m2^{m-1}+d_m-12^{m-2}+\dots+B_{k1}=d_m2^{m-2}+\dots+B_{k$ (2.32)+ d.2+d1 故に[定理 2.2] を(2.32) 式に適用すれば (i) k が奇数なるとき $d_1 \stackrel{\rightarrow}{\leftarrow} (B_{k1} \stackrel{\rightarrow}{\leftarrow} (B_{(k-1)1} \stackrel{\rightarrow}{\leftarrow} (\cdots (B_{31} \stackrel{\rightarrow}{\leftarrow} (B_{21} \stackrel{\rightarrow}{\leftarrow} B_{11})) \cdots)$ (ii) k が偶数なるとき $d_{1 \leftarrow} (\sim B_{k1 \leftarrow} (B_{(k-1)1 \leftarrow} (\cdots (B_{31 \leftarrow} (B_{21 \leftarrow} B_{11})) \cdots))$ 【附記 2.1] (系 2.3) における Bit, Bat, …, Bki 等は (i) n=2k+1 tobit (2・17)の諸式に (定理 2・1)を適用して

638

第15 卷 第8号

[附記 2・2] 斯の如くして, 順々に d₀, d₁, d₂, ……..d_m が凡て A₁, A₂, ……., A_n の設理式とし て求められる。之は, d を未知数とする多元一次代数 方程式(2・1)式を論理数学的に解いたことを意味する。

§ 3. 多元--次代数方程式(2・1)の 解を表わす継電器回路網

多元一次代数方程式(2·1)の未知数 d₀, d₁, ……, d_m を飯知数 A₁, A₁, ……, A_n で表わす継電器回 路網を求めてみる。即も, 各 A, d は凡て0又は1 の何れかの値しか採らないから, 各 A を継電器の接 点に対応させて, 各 d を継電器回路網で表わすので ある。

まず,一般に $X \stackrel{\sim}{\to} (A_n \stackrel{\sim}{\to} (A_{n-1} \stackrel{\sim}{\to} (\dots \stackrel{\sim}{\to} (A_3 \stackrel{\sim}{\to} (A_2 \stackrel{\sim}{\to} A_1)) \dots)$

(3.1)

(190)





電気試驗所藥報 第15% 第85 (192)

 $\geq B_{21}B_{31} \vee (B_{21} \rightarrow B_{31}) B_{11}$ (3.9") となろ故, (3.7'), (3.8'), (3.9")の諸式に(第3 ・1図)乃至(第 3・4 図)を適用して, 維電器回路網を書 けば(第 3.5 図)となる。図において例えば、|B11 は 接点 B:1 に対する維電器の励磁コイルを表わすもの とする。 $[(M] 3 \cdot 1] \quad A_1 + A_2 + \dots + A_5 = d_2^2 + d_1^2 + d_0$ なる場合は, $A_1 + A_2 + A_3 = B_{11}2 + B_{10}$ (3.10)A1+A5+B10=B212+B50 / $B_{11} + B_{21} = C_{11}2 + C_{10}$ (3.11) とおけば、 do = B:0 (3.12) $\overrightarrow{\leftarrow} (A_5 \overrightarrow{\leftarrow} (A_4 \overrightarrow{\leftarrow} (A_3 \overrightarrow{\leftarrow} (A_2 \overrightarrow{\leftarrow} A_1))))$ (3.12/) d1 2 C10 (3.12') 2: (~B:1 2 B11) (3.13') (3.14) d. Cu 2B11B21 (3.14') なる故(第3.6図)で表わされる。

【附記 3・1】 回路網については、それと等価な回路 園はいくつか出来るが、こゝではその一例を示したに 過ぎない。可成、どの継電器も同数の接点になる様に するとか、change over の接点を多くなる様にすると かの思想によつて組んだだけで、実際に回路を組む時 は、等価(同じ論理式で表わされる回路)ならば変項し てもよいことは、明らかなことである。

§ 4. 10 進法→2 進法変換維 電器回路理論



 こ1では、10 進法2桁の場合を例にとうて調する。
 10 進法2桁の数は一般に a₁10+a₀ 但し0≤a₁, a₀≤9 (4・1)
 で表わされる。之を2進法で表わしたものを $b_{62}^{6}+b_{5}^{25}+\dots+b_{1}^{2}+b_{0}$ (4・2) とする。実際、2⁷=128、2⁶=64 1なる故(4・2)式とな. る。 ざて、(4・1)式において a_{0} , a_{0} 、(よ $a_{1}=C_{i3}^{23}+C_{i2}^{22}+C_{i1}^{2}+C_{i0}$ (4・3) 但し、 C_{i0} , C_{i1} , C_{i2} , C_{i3} (2)又(3, 1 i=0, 1 而して $C_{i1}C_{i3}=0$, $C_{i2}C_{i3}=0$ (4・4) で表わされる故, (4・1), (4・3)両式より $a_{1}10+a_{0}=(C_{13}^{23}+C_{12}^{2}+C_{11}^{2}+C_{10})(2^{3}+2)$

 $+ (C_{03}2^3 + C_{02}2^2 + C_{01}2 + C_{00}) \qquad (4.5)$ = $C_{13}2^6 + C_{12}2^5 + (C_{13} + C_{11})2^4 + (C_{10} + C_{12})$ + $C_{03}2^3 + (C_{11} + C_{02})2^2 + (C_{10} + C_{01})2 + C_{01}.$ (4.5)

(4・5')式の右辺を2の器に展開すれば,

| 20 の係数 | Coo | | |
|--------|---|---------------|--|
| 21 の係数 | $C_{01} + C_{10} = d_{11}2 + d_{10} \leq 2$ | | |
| 23 の係数 | $C_{02}+C_{11}+d_{11}=d_{21}2+d_{20}\leq 3$ | | |
| 23 の係数 | $C_{03} + C_{10} + C_{12} + d_{21} = d_{31}$ | 3222+d312+d30 | |
| | ≦4 | | |
| 24 の係数 | $C_{11} + C_{13} + d_{31} = d_{41}2 + d_{41}$ | 4052 | |
| 25 の係数 | $C_{12}+d_{32}+d_{41}=d_{51}2+d_{52}\leq 3$ | | |
| 26 の係数 | $C_{13} + d_{31} = d_{61}2 + d_{60} \leq 1$ | | |
| 27 の係数 | $d_{61} = 0$ | (第 4-1 表) | |
| | (但し d は 0 又は1) | | |

(第 4・1 表)により

 $a_110+a_0=d_{60}2^6+d_{50}2^5+\cdots+d_{10}2+C_{60}$ (4.6) (4.2), (4.6) 耐式より $b_0=C_{00}, b_{i0}=d_{i0}$ 但しi=1,2, ……, 6, (4.7) を得る。 故に§3 で述べた諸定理により(第)

4・1 表)の各式から各 d を求めれば、 (第24・2 図)となる。又, 10 進法で表 わされた数(4・1)式の a を(4・5)式の C に変換する回路は、明らかに(第4・1図) で表わされる。(第4・1 図)において、 a_{11k} は 10ⁿ 位における k なる数を表 わすものとする。

[防記 4・1] (第4・1表)において, d を求めるに当つては、実際には、馴れてくれば § 3-の諸定理により d を表わす論理式を求めなくても, (第4・1表)の話式を見ただけで、直接,回路図(第4・2-図)を書き下すことが出来るのである。



21 の係数 doto+doto=co112+co10 ≤2 2² の係数 $d_{020} + d_{010} + e_{011} = e_{021}2 + e_{020} \leq 3$ (5・5)式より 0≤40≤27 なる故, 23 の係数 deso+ece1=eca12+eca0 ≤2 $0 \le d_{010} + c_{031} + \alpha_0 \le 2$ (第 5.2 表) (5.7), (5.8) 両式により(第5.2表)を得る。 21 の係数 icon $\therefore A_0' = e_{03} 2^4 + e_{030} 2^3 + e_{020} 2^2 + e_{010} 2 + b_0 \quad (5.9)$ $=e_{031}10+\{e_{030}2^3+(e_{031}+e_{020})2^2+(e_{031})2^$ (5.9') ≡eci10+Ao" とおく (5.9") 又, (5.5), (5.16)両式より 故に, (5.7), (5.9')両式により $0 \le A_1 + i_{col} 2 + i_{coo} \le 12$ (5.10)又 (5.3), (5.17) 両式より $A_0'' \equiv e_{030} 2^3 + (e_{031} + e_{020}) 2^2 + (e_{031} + e_{010}) 2 + b_0$ A1+10012+1000 (5.11)

電気試險所黨報

A。"を同様に2器に展開すれば

+colo)2+bo}

 $0 \le A_0'' \le 15$

00 astante 1.

| ~ | - Just | 00 | |
|----|---------|--|---------------------|
| 21 | の係数 | $c_{010} + e_{031} = f_{011}2 + f_{010} \leq 2$ | 2 |
| 23 | の係数 | $e_{020} + e_{031} + f_{011} = f_{021}2 + f_{011}$ | f ₀₂₀ ≦3 |
| 23 | の係数 | $c_{130} + f_{021} = f_{131}2 + f_{030} \leq 1$ | 1 |
| 24 | の係数 | $f_{03i} = 0$ | (第 5•3 表) |
| (| 5.10), | (5・11) 両式により(第 5・3 | 表)を得る。 |
| | . A.".= | $=f_{030}2^3+f_{020}2^2+f_{010}2+b_0$ | (5+12 |
| | | | LC. (5.19) |

642

21 の係数 Cest

 $a_0 10 + C_{03} 2^3 + C_{02} 2^2 + C_{01} 2 + C_{00} (5 \cdot 12')$ とおけば 但しこムに Coi は (4・3) 式において定義したもの と同じである。

antform (foro Vforo) . (5.13) ~C00~C01~C03~C03~(f (30~f010)~f020~b0 Con~Con~Con~Con~Con+(for ton)~for bo $-C_{00}$ $C_{01} - C_{02} - C_{03} \neq (f_{030} \neq f_{010} \neq -f_{010}) - b_0$ Coo Co1~Co2~Co3 = (fo3) = fo20 = ~ fo10) bo

(5.12)

 $-C_{c0} - C_{01}$, $C_{c2} - C_{03} \neq (f_{030} \neq f_{010}) f_{020} - b_0$ C00~C01 C02~C03=(f030=f010)f020 bo

~Cco Co1 Cc2~Cc3 - fo30 fo10 fo10~b0 Cco Co1 Co2~Co3+ ~ foso foso foro bo ~C00~C01~C02 C032 f030~f020~f010~b0 C00~C01~C02 C03+ f030~f020~f010 bo

210, (5.14) (5·13)式の ao は桁上りを表わし、(5·14)の諸式は、 上より順に1位の0, 1, 2,, 8, 9を表わ していろ。

[注意] (5·14)式において例えば(fositfosot~foso) なる論理式は (fo3) こfo:0) (fo3) こーfo10) を表わすもの とする。

(5.6'), (5.9"), (5.12)の諸式より

 $A_0 = (d_{040} + c_{031} + \alpha_0) \, 10 + C_{03} 2^3 + C_{02} 2^2 + C_{01} 2 + C_{00}$

(5.16)deto+1030+00 を同様に2の際に展開すれば 20 の係数 $d_{040} + c_{031} + \alpha_0 = i_{001}2 + i_{000} \leq 2$ (第 5.4 表) $A_0 = (i_{001}2 + i_{000}) 10 + C_{03}2^3 + C_{02}2^2C_{01}2 + C_{00}$ (5.17) (5.18) $=b_62^2+(b_3+b_6+i_{001})2+(b_4+b_6+i_{000})$ (5.19) (II) A1+icol2+icol を2の器に展開すれば 20 の係数 $b_1 + b_{\delta} + i_{00} = d_{101}2 + d_{100} \leq 3$ 21 の係数 $b_5+b_6+i_{001}+d_{101}=d_{112}2^2+d_{111}2+d_{110}$ ≤ 4 2² の係数 $b_6+d_{111}=d_{121}2+d_{150}\leq 2$ 2³の係数 $d_{112}+d_{121}=d_{131}2+d_{130}\leq 1$ (第 5.5 表) 2⁴ の係数 d₁₃₁=0 (5-18), (5-19)両式により(第5-5表)を得る。 $\therefore A_1 + i_{001}2 + i_{000} = d_{130}2^3 + d_{120}2^2 + d_{110}2 + d_{100}$ (5.20) $\equiv \alpha_1 10 + C_{13} 2^3 + C_{12} 2^2 + C_{11} 2 + C_{10}$ (5.20') とおけば、 但しこ」に Cii は (4・3) 式において定義したもの と同じである。

第15 彩 第8号

(194)

(5.15)

a1 は桁上りを表わし、10 位の0, 1, 2,, 8,9は(5.13),(5.14)と同様にして,夫々 (5.21) a1 = d130 (d110 Vd120) $\sim C_{10} \sim C_{11} \sim C_{12} \sim C_{13} \rightarrow (d_{130} \rightarrow -d_{110}) \sim d_{120} \sim d_{100})$ $C_{10} - C_{11} - C_{12} - C_{13} - (d_{130} - d_{110}) - d_{120} \quad d_{100}$ $\sim C_{10} \quad C_{11} \sim C_{12} \sim C_{13} \neq (d_{130} \neq d_{150} \neq -d_{110}) \sim d_{100}$ C_{10} $C_{11} \sim C_{12} \sim C_{13} \stackrel{+}{\leftarrow} (d_{:30} \stackrel{+}{\leftarrow} d_{120} \stackrel{+}{\leftarrow} \sim d_{110}) d_{100}$

 $-C_{10}-C_{11}$ $C_{12}-C_{13} \xrightarrow{\rightarrow} (d_{130} \xrightarrow{\rightarrow} d_{110}d_{120} - d_{110}$ $C_{10} \sim C_{11}$ $C_{12} \sim C_{13} \stackrel{>}{\leftarrow} (d_{130} \stackrel{>}{\leftarrow} d_{110}) d_{120}$ d_{100} ~C10 C11 C12~C13 - d150 d150 d110~d:0) C10 C11 C12~C13~d130 d110 d100 d100 $\sim C_{10} \sim C_{11} \sim C_{12}$ $C_{13} \rightarrow d_{j_{30}} \sim d_{150} \sim d_{110} \sim d_{100}$ C10~C11~C12 C13 d130~d120~d110 d100

(5.22) を得る。 故に(第 5・1 表) 乃至(第 5・5 表) 及び(5・13) (5・14) (5・21), (5・22)の諸式により, §4の場合と同様にし て(第 5・1 図)を得る。






References

- Astola, J.T., Stanković, R.S., Fundamentals of Switching Theory and Logic Design, Springer, 2006. First Indian Reprint by Springer (India) 2008, ISBN 978-81-8128-804-2.
- [2] Harrison, M. "On the number of classes of (n, k) switching networks", J. Franklin Inst., Vol. 276, No. 4, October 1963, 313-327.
- [3] Harrison, M. A., "On the classification of Boolean functions by the general linear and affine groups", J. Soc. Appl. Math., Vol. 12, 1964, 285-299.
- [4] Hurst, S.L., *The Logical Processing of Digital Signals*, Crane Russak and Edvard Arnold, Basel and Bristol, 1978.
- [5] Karpovsky, M.G., Finite Orthogonal Series in the Design of Digital Devices, Wiley, New York, 1976, xii+251.
- [6] Karpovsky, M.G., Stanković, R.S., Astola, J.T., Spectral Logic and Its Applicaiton in the Design of Digital Devices, Wiley, 2008.
- [7] Krenz, R., Dubrova, E., Kuehlmann, A., "Circuit-based evaluation of the arithmetic transform of Boolean functions", 11th IEEE/ACM International Workshop on Logic & Synthesis, New Orleans, Louisiana, USA, June 4-7, 2002, 321-327.
- [8] Lechner, R. J., "Affine equivalence of switching functions", Ph.D. dissertation, Harvard University, Cambridge, Mass., January 1963. (Submitted to Bell Telephone Labs. as "Theory of switching," Harvard Computation Lab., Cambridge. Mass., Rept. BL-33.)
- [9] Lechner, R. J., "A transform approach to logic design", *IEEE Trans. Computers*, Vol. C-19, No. 7, 1970, 627-640.
- [10] Nechiporuk, E., "On the synthesis of networks using linear transformations of argument variables", *Doklady Akad. Nauk.*, Vol. 123, No. 4, 1958, 610-612, English translation in *Automation Express*, 1959, 12-13.
- [11] Ninomiya, I., "A study of the structures of Boolean functions and its application to the synthesis of switching circuits", Ph.D. dissertation, Nagoya University, Nagoya, Japan, 1958, published in Memoirs of the Faculty of Engineering, Nagoya University, Vol. 13, No. 2, November 1961, (see also Review R63-24, *IEEE Trans. Electronic Computers*, Vol. EC-12, April 1963, 152).
- [12] Nozaki, A., Switching Theory, Tokyo, Japan, Kyoritsu Shuppan, 1972, (in Japanese).

- [13] Sasao, T., "Realization of minimum circuits with two-input conservative logic elements", *IEEE Trans. Computers*, Vol.27, No. 8, 1978, 749-752, doi:10.1109/TC.1978.1675183
- [14] Sasao, T., Switching Theory for Logic Synthesis, Kluwer Academic Publishers, 1999.
- [15] Sasao, T., Memory-Based Logic Synthesis, Springer, 2011.
- [16] Sasao, T., Kinoshita, K., "Cascade realization of 3-input 3-output conservative logic", *IEEE Trans. Computers*, Vol. C-27, No. 3, 1978, 214-221.
- [17] Sasao, T., Kinoshita, K., "Conservative logic elements and their applications: Logic elements without power sources" (in Japanese), *IECE Papers Tech. Group Electron. Comput.*, Japan, Nov. 1974, EC 74-40.
- [18] Sasao, T., Kinoshita, K., "Universality of conservative logic elements (1)" (in Japanese), *IECE Papers Tech. Group Electron. Comput.*, Japan, Oct. 1974, EC 74-32.
- [19] Sasao, T., Kinoshita, K., "Universality of conservative logic elements (2) In the case of n-input n-output conservative logic elements" (in Japanese), IECE Papers Tech. Group Electron. Comput., Japan, June 1975, EC 75-15.
- [20] Sasao, T., Kinoshita, K., "Cascade realization of conservative logic circuits" (in Japanese), *IECE Papers Tech. Group Electron. Comput.*, Japan, Sept. 1975, EC 75-24.
- [21] Sasao, T., Kinoshita, K., "Cascade realization of conservative logic circuits (2)" (in Japanese), *IECE Nat. Conv. Rec.*, Japan, 1073, Mar. 1976.
- [22] Stanković, R.S., Fourier decision diagrams for optimization of decision diagrams representations of discrete functions, *Proc. Workshop on Post Binary-Ultra Large Scale Integration*, Santiago de Campostela, Spain, 1996, 8-12.
- [23] Stanković, R.S., Astola, J.T., "Design of decision diagrams with increased functionality of nodes through group theory", *IEICE Trans. Fundamentals*, Vol. E86-A, No. 3, 2003, 693-703.
- [24] Stanković, R.S., Astola, J.T., "Matrix-valued decision diagrams in representations of complex systems", 17th European Meeting on Cybernetics and Systems Research, Vienna, Austria, April 13-16, 2004.
- [25] Stanković, R.S., Astola, J.T., Moraga, C., "Fast Fourier transform on finite groups as a method for synthesis for regularity", *Multiple-Valued Logic and Soft Computing*, Vol. 23, No. 5-6, 2014, 463-483.

- [26] Stanković, R.S., Moraga, C., Astola, J.T., "From Fourier expansions to arithmetic-Haar expressions on quaternion groups", *Applicable Algebra in En*gineering, Communication and Computing, Vol. AAECC 12, 2001, 227-253.
- [27] Stanković, R.S., Moraga, C., Astola, J.T., Applications of Fourier Analysis on Finite Non-Abelian Groups in Signal Processing and System Design, Wiley/IEEE Press, 2005.
- [28] Stanković, S., Stanković, R.S., Astola, J., Moraga, C., "Representation of convolution systems on finite groups by heterogeneous decision diagrams", *EUROCAST* (2), 2011, 296-303.
- [29] Stanković, R.S., Sasao, T., "A discussion on the history of research in arithmetic and Reed-Muller expressions", *IEEE Trans. on CAD*, Vol. 20, No. 9, 2001, 1177-1179.

Reprints from the Early Days of Information Sciences Tampere International Center for Signal Processing PO Box 553 33101 Tampere Finland

Tamperen teknillinen yliopisto PL 527 33101 Tampere

Tampere University of Technology P.O. Box 527 FIN-33101 Tampere, Finland

ISBN 978-952-15-3453-9 ISSN 1456-2774